

Ain Shams University Faculty of Engineering Computer and Systems Engineering Department

Dynamic Reconfigurable Hardwired Network-on-Chips

A Thesis

Submitted in partial fulfillment for the requirements of the degree of Master of Science in Electrical Engineering

Submitted by:

Mohamed Mostafa Sabry

B.Sc. of Electrical Engineering (Computers and Systems Department)
Ain Shams University, 2005.

Supervised by:

Dr. Hassan Shehata Dr. Mohamed Watheq El-Kharashi

Cairo 2008

Abstract

Networks-on-Chip (NoCs) have become the new System-on-Chip (SoC) interconnection scheme. NoC enhanced SoC design to include more complex designs with a greater number of modules, without the need to get into the communication details i.e., intercommunication is separated from computation. NoC provided a flexible design with many topologies, various routing strategies, and switching themes.

In this thesis, we present a dynamic reconfigurable NoC. We combine an adaptive packet switched routing algorithm and a dedicated circuit switching. The dynamic reconfiguration of any link to be used in either packet or circuit switching results in reducing packet latency. Thus, our proposed NoC could carry more traffic than other previous NoC implementations. In the packet switched mode, we have developed a new adaptive routing algorithm for NoC. This algorithm is based on North-Last and South-Last routing algorithms. It classifies a packet based on the location of the destination node relative to the sender node. Switching between the adaptive packet switching and the dedicated circuit switching between any two nodes is done dynamically (i.e., at run time). It is done based on the amount of data to be sent, the type of data, and on the NoC traffic conditions. Switching is done in order to minimize packet latency, while maintaining high throughput, without pre-studying of the SoC application traffic scenario. The proposed NoC has been modeled, implemented in both RTL and TLM, and verified. Simulation results show that, the proposed NoC with the proposed combined switching achieves lower latency that reach 12.5% other FPGA-based NoCs. Also, the combined switching mode can achieve lower latencies, while maintaining dynamic reconfigurability, than other routing algorithms, either static or adaptive.

Acknowledgements

My sincerest gratitude and appreciation goes to Dr. Hassan Shehata for his kind supervision, endless patience, precise advice, exceptional guidance, sincere encouragement, and insightful thoughts. It was a great pleasure to work with him.

I am deeply indebted to my supervisor Dr. Mohamed Watheq El-Kharashi for his constant support, concern, insight, dedication to research, invaluable help, and attention to details throughout all phases of this work. He contributed in publishing/submitting papers in/to: PACRIM 07, SIES 08, and FDL 08.

I wish to express my gratitude to Professor Ashraf Salem for his kind help, fruitful discussions, and constructive criticism.

I wish to thank Eng. Mona Safar for helping me write this thesis in LaTex.

I thank my mother for her tireless sacrifice, trust, love, and cheerful encouragement. I am in no way capable of appropriately thanking my father for his unconditional love, and non-fading support. Heartfelt thanks goes to my brother Moatasem and my sister May for their love and support.

Finally, I thank my beloved fiancee, Hadil for her love, care, and being next to me with her encouragement and support, in every moment.

Mohamed Mostafa Sabry Computer and Systems Engineering Department Faculty of Engineering Ain Shams University Cairo, Egypt 2008

Contents

Li	st of	Tables	vii
Li	st of	Figures	ix
Li	st of	Abbreviations	xiii
1	Intr	roduction	1
	1.1	Motivation	1
	1.2	Problem Statement	2
	1.3	Thesis Contributions	3
	1.4	Organization of the Thesis	4
2	Net	works-on-Chips	5
	2.1	Physical Layer	5
	2.2	Data-Link Layer	7
	2.3	Network and Transport Layers in NoC	8
		2.3.1 Packet Switching	8
		2.3.2 Circuit Switching	9
		2.3.3 NoC Routing	9
		2.3.4 NoC Topologies	11
3	Nor	th-Last-South-Last Routing Algorithm for Network-on-Chips	19
	3.1	Fixed Routing Algorithms	20
	3.2	Adaptive Routing Algorithms	20

		3.2.1 Odd-Even
		3.2.2 DyAD
		3.2.3 AntNet
	3.3	North-Last and South-Last Routing Algorithms
		3.3.1 North-Last
		3.3.2 South-Last
	3.4	Proposed Routing Algorithm
		3.4.1 Algorithm Details
		3.4.2 Packet Format
		3.4.3 Deadlock Avoidance
	3.5	Experimental Work
	3.6	Summary
	~	
4		mbined Packet and Circuit Switching 37
	4.1	Previous Work
		4.1.1 Æthereal
		4.1.2 H. Wu et al
		4.1.3 P. T. Wolkotte et al
		4.1.4 AHS
		4.1.5 Criticism
	4.2	Proposed Work
		4.2.1 Circuit Switching Flits
		4.2.2 Data Overhead
		4.2.3 Combined Switching
	4.3	Experimental Work
	4.4	Case Study
	4.5	Summary
5	Rou	iter Design and Implementation 53
	5.1	Proposed Router Architecture
	5.2	TLM Implementation using SystemC
		5.2.1 Router Modules 56

			5.2.1.1	FIFOs .		 		 						. 50	6
			5.2.1.2	Controlle	er	 		 						. 58	8
			5.2.1.3	Crossbar	Switch			 						. 59	9
	5.3	RTL V	Verilog Im	plementat	ion	 		 						. 59	9
		5.3.1	Architec	eture		 		 						. 60	0
			5.3.1.1	FIFOs .		 		 						. 60	0
			5.3.1.2	Controlle	er	 		 						. 6	1
			5.3.1.3	Crossbar	Switch			 						. 64	4
		5.3.2	Verificat	ion		 		 						. 64	4
		5.3.3	Synthesi			 		 						. 60	6
	5.4	Summ	ary			 		 						. 6'	7
6	Con	clusio	ns and F	uture W	ork									79	9
	6.1	Contri	butions			 		 						. 79	9
	6.2	Future	e Work .			 		 					•	. 80	0
$\mathbf{R}_{\mathbf{c}}$	eferei	nces												82	2

List of Tables

3.1	Routing table of AntNet NoC	24
3.2	Different flit types with their identification values	28
4.1	Average packet latency in various routing algorithms	50
5.1	Possible incoming and related outgoing transaction	56
5.2	The meaning of values stored in the paths table	58
5.3	Table implementation of the proposed routing algorithm	62
5.4	Compact table of the proposed routing algorithm	63
5.5	Different implementations of routing algorithm	64
5.6	Comparison between different FPGA-based NoCs	66

List of Figures

2.1	Micro-network stack used in NoCs	6
2.2	Wormhole switching delay	8
2.3	A deadlock scenario with packets waiting for the channels in a cyclic order.	10
2.4	A 12-node spidergon topology for NoC	11
2.5	The Octagon topology for NoC	13
2.6	Extension of octagon topology to include 15 nodes	14
2.7	A 64-node, 3-level BFT topology for NoC	14
2.8	A 5×6 mesh topology for NoC	15
2.9	A 4×4 torus topology for NoC	16
3.1	Paths taken in the XY routing	20
3.2	Possible paths used in odd-even routing in a 4×4 mesh	22
3.3	Router architecture of DyAD	23
3.4	AntNet NoC router architecture	24
3.5	Possible paths used in North-Last and South-Last routing in a 4×4 mesh.	26
3.6	A flowchart for the proposed routing algorithm	31
3.7	Used packet format in the proposed NoC	32
3.8	Extended channel dependence graph for a 4×4 mesh NoC	33
3.9	Average packet latency of different algorithms	34
3.10	4×4 mesh and torus NoCs showing senders (S) and receivers (D)	35
3.11	Average communication delay of mesh and torus NoCs	35
4.1	Æthereal combined GT-BE router architecture	39
4.2	Router design proposed by H. Wu et al	40

4.3	Link division into lanes as proposed by P. T. Wolkotte et al	41
4.4	Lock/free flit used in the circuit switching mode	43
4.5	4×4 mesh network showing senders and receivers	47
4.6	Average packet delay of different switching themes	48
4.7	Average packet delay of switching themes at low injection rate	49
4.8	Average packet delay of switching themes at different injection rates	50
4.9	VOPD block diagram with communication bandwidth annotated in (MB/S).	51
4.10	2D-mesh mapping of NoC-based VOPD block diagram	52
5.1	An NoC router architecture that uses the proposed routing algorithm	55
5.2	Block diagram of the FIFO module used in TLM router	57
5.3	Block diagram of the controller module used in the TLM router	68
5.4	Flowchart showing the procedure applied on each flit	69
5.5	Flowchart showing the procedure applied on the node status lines	70
5.6	Block diagram of the crossbar switch module used in TLM router	71
5.7	Block diagram of the FIFO used in the RTL router	71
5.8	Block diagram of the controller used in RTL router	72
5.9	The new routing table classification	73
5.10	Block diagram of the multiplexer used inside the RTL crossbar switch. $$. $$.	74
5.11	TLM based verification of the RTL model simulation environment	74
5.12	Block diagram of the encapsulated RTL model	75
5.13	The encapsulated simulation environment	76
5.14	VOPD block diagram with communication bandwidth annotated in (MB/S).	77

List of Abbreviations

ASIC Application-Specific Integrated Circuit

BFT Butterfly Fat-Tree

CLB Configurable Logic Block
DCT Discrete Cosine Transform

FPGA Field-Programmable Gate Array

FSM Finite State Machine

HDL Hardware Description Language

I/O Input/Output
 LUT Look-Up Table
 NoC Network-on-Chip
 PE Processing Element
 SoC System-on-Chip

TDM Time Division Multiplexing
TLM Transaction Level Modelling

VHDL VHSIC Hardware Description Language

VOPD Video Object Plane Decoder

Chapter 1

Introduction

The SoC interconnection using a networking scheme, called Network-on-Chips (NoCs), is a system level design hot topic research. Recently, a special attention was given to routing algorithms and switching schemes (packet or circuit switching) in order to minimize the latency and maximize the throughput.

In this chapter, we give an introduction on the thesis. We show the motivation behind doing this thesis, the contribution, and the organization of the thesis.

This chapter is organized as follows. Section 1.1 presents the motivation behind this thesis. Section 1.2 states the problem targeted and the approach we followed to address this problem. Our main contributions are presented in Section 1.3. Finally, Section 1.4 sketches the organization of the thesis.

1.1 Motivation

NoCs have been widely known as the most flexible, most efficient interconnection methodology for SoCs. This flexibility enabled SoCs to be more complex than ever. However, with higher complexity, more challenges related to quality of service (QoS) appear (e.g., latency, throughput, dynamic reconfigurability, etc.). Many solutions have been previously proposed to enhance the latency and throughput. Adaptive routing algorithms and combined packet and circuit switched mode provide enhancements to NoC QoS. Combined switched mode NoC provides better solutions. However, such solution is harder to

implement than other solutions.

Combined packet and circuit switching mode for NoC has been previously proposed. They are classified as TDM-based NoC [1], or clockless NoC [2]. TDM-based NoC divides a time period T into group of slots. Based on the traffic scenario that will be applied, each slot S is either a shared slot or a dedicated slot. There is a slot table that indicated whether the slot is free or shared. This implies that, there is an effort that should be done to analyze the traffic to make best use of the slots.

The advantage of the dynamic reconfigurable NoC is that it could be employed directly in any SoC directly (i.e., Plug-and-play fashion), while maintaining the minimum packet latency, high throughput, and utilizing the links as much as possible by using such link in either a dedicated path in circuit switching mode, or a shared link in packet switched mode. On the other hand, other combined switching modes require a prior study of the application used, to know the traffic pattern, and adjust the routing parameters to suit the studied traffic pattern. Also, an offline setup of the NoC has to be done to tune the routing parameters. The dynamic reconfigurable NoC eliminates such problem, with the runtime information of the NoC status and the data, any link could be configured to be either a shared or a dedicated link.

We attempt to implement an NoC router that supports both shared and dedicated interconnection. We intend to implement a dynamic reconfigurable NoC that automatically, adapts itself with respect to switching, in run time, without the need to study the traffic pattern of the system applied. By that SoC could be more complex, since the intercommunication is no longer a design problem.

1.2 Problem Statement

NoCs have become the new SoC interconnection scheme. NoC enhanced SoC design to include more complex designs with a greater number of modules, without the need to get into the communication details, i.e., intercommunication is separated from computation. NoC provided a flexible design with many topologies, various routing strategies and switching themes.

Packet switched routing algorithms decide the route to be taken from any source to