DSP implementation using HDL languages

Mohamed Mahmoud Samy Mohamed Al-Ashrafy;

Abstract


Floating point arithmetic is an essential part of today's digital signal processors (DSPs). DSPs require fast arithmetic components; mainly a multiply and accumulate unit (MAC), which is adapted to compute the product of two numbers then adds the product


Other data

Title DSP implementation using HDL languages
Other Titles نمذجة معالج إشارات رقمية باستخدام لغات ال HDL
Authors Mohamed Mahmoud Samy Mohamed Al-Ashrafy
Keywords DSP implementation using HDL languages
Issue Date 2013
Description 
Floating point arithmetic is an essential part of today's digital signal processors (DSPs). DSPs require fast arithmetic components; mainly a multiply and accumulate unit (MAC), which is adapted to compute the product of two numbers then adds the product

Attached Files

File SizeFormat
116982Thesis Documentation V4.9.pdf336.64 kBAdobe PDFView/Open
Recommend this item

Similar Items from Core Recommender Database

Google ScholarTM

Check

views 2 in Shams Scholar


Items in Ain Shams Scholar are protected by copyright, with all rights reserved, unless otherwise indicated.