FPGA IMPLEMENTATION OF TIMING RECOVERY IN DVB-T2

Sherif Maher Saad Elewa;

Other data

Title FPGA IMPLEMENTATION OF TIMING RECOVERY IN DVB-T2
Authors Sherif Maher Saad Elewa
Issue Date 2017

Attached Files

File SizeFormat
V2064.pdf431.41 kBAdobe PDFView/Open
Recommend this item

Similar Items from Core Recommender Database

Google ScholarTM

Check

views 2 in Shams Scholar
downloads 3 in Shams Scholar


Items in Ain Shams Scholar are protected by copyright, with all rights reserved, unless otherwise indicated.