Digital Equalization for High Speed Serial Links

Ahmed Nasr ElDin Hassan Hassan;

Abstract


Chapter One : This chapter gives the motivation, objectives and outline of the thesis.
Chapter Two: In this chapter, theoretical background about high speed serial links and their importance is presented. The issues that face high speed data transmission over serial links and different techniques used to mitigate these issues are discussed.
Chapter Three : In this chapter, the system-level design of the digital equalizer is presented.
Chapter Four: In this chapter, the RTL implementation of the multi-standard Gbps all-digital serial link equalizer is presented.
Chapter Five: This chapter contains the simulation and synthesis results for the design as well as FPGA prototyping results.
Chapter Six: This chapter contains the thesis conclusion and the possible future work.
Key words: Equalizer, ISI, Channel, Loss, FFE, DFE, high speed, serial links, Gigabit per second, multi-standard


Other data

Title Digital Equalization for High Speed Serial Links
Other Titles المعادَلة الرقمية للوصلات المتوالية فائقة السرعة
Authors Ahmed Nasr ElDin Hassan Hassan
Issue Date 2017

Attached Files

File SizeFormat
J 457.pdf886.48 kBAdobe PDFView/Open
Recommend this item

Similar Items from Core Recommender Database

Google ScholarTM

Check

views 4 in Shams Scholar
downloads 17 in Shams Scholar


Items in Ain Shams Scholar are protected by copyright, with all rights reserved, unless otherwise indicated.