Gigahertz Data Converters
Sherif Ahmad Mohammad Ghozzy;
Abstract
The thesis is divided into five chapters besides the list of contents, figures, tables
and list of references.
Chapter 1:
In this chapter, an introduction that discusses the drives and motives behind Giga-
hertz Data Converters is presented. Interesting propoerties of time-based analog
to digital converters are then discussed. Next, the objectives of this thesis and its
contributions are demonstrated.
Chapter 2:
In this chapter, a brief qualitative and quantitative analysis of VCO-based ADCs
is presented. Several VCO-based ADC architectures that address the VCO non-
linearity issue are then discussed, highlighting their respective advantages and
disadvantages.
Chapter 3:
Chapter 3 proposes a new architecture that addresses the VCO non-linearity issue
in an open-loop fashion. It utilizes the conventional two-step residue cancelling
technique presented in prior art. Qualitiative and quantitative analysis of the pro-
posed system and the associated non-idealities are presented to verify the validity
of the proposed architecture, supported by behavioral simulation results.
Chapter 4:
Chapter 4 discusses circuit design of the proposed architecture. It explores imple-
mentation of each building block, along with simulation results for each block and
for the complete architecture.
Chapter 5:
Chapter 5 summarizes the thesis and focuses on its contributions and outcomes.
It concludes the thesis with suggested future work.
Key words:
Analog-to-digital converter, delta-sigma ADC, distortion cancellation, high band-
width, highly digital, active filters, low-power, nonlinearity mitigation, open loop,
power efficient, Pulse width modulation, time-domain ADC, two-step VCO based
ADC, VCO based quantizer, voltage swing reduction
and list of references.
Chapter 1:
In this chapter, an introduction that discusses the drives and motives behind Giga-
hertz Data Converters is presented. Interesting propoerties of time-based analog
to digital converters are then discussed. Next, the objectives of this thesis and its
contributions are demonstrated.
Chapter 2:
In this chapter, a brief qualitative and quantitative analysis of VCO-based ADCs
is presented. Several VCO-based ADC architectures that address the VCO non-
linearity issue are then discussed, highlighting their respective advantages and
disadvantages.
Chapter 3:
Chapter 3 proposes a new architecture that addresses the VCO non-linearity issue
in an open-loop fashion. It utilizes the conventional two-step residue cancelling
technique presented in prior art. Qualitiative and quantitative analysis of the pro-
posed system and the associated non-idealities are presented to verify the validity
of the proposed architecture, supported by behavioral simulation results.
Chapter 4:
Chapter 4 discusses circuit design of the proposed architecture. It explores imple-
mentation of each building block, along with simulation results for each block and
for the complete architecture.
Chapter 5:
Chapter 5 summarizes the thesis and focuses on its contributions and outcomes.
It concludes the thesis with suggested future work.
Key words:
Analog-to-digital converter, delta-sigma ADC, distortion cancellation, high band-
width, highly digital, active filters, low-power, nonlinearity mitigation, open loop,
power efficient, Pulse width modulation, time-domain ADC, two-step VCO based
ADC, VCO based quantizer, voltage swing reduction
Other data
| Title | Gigahertz Data Converters | Other Titles | محولات البيانات فى ترددات الجيجاهرتز | Authors | Sherif Ahmad Mohammad Ghozzy | Issue Date | 2020 |
Attached Files
| File | Size | Format | |
|---|---|---|---|
| BB1027.pdf | 842.8 kB | Adobe PDF | View/Open |
Similar Items from Core Recommender Database
Items in Ain Shams Scholar are protected by copyright, with all rights reserved, unless otherwise indicated.