A 17mW transmitter and frequency synthesizer for 900MHz GSM fully integrated in 0.35-μm CMOS

Hegazi, Emad; Abidi, A. A.;

Abstract


The first fully integrated Fractional-N PLL with on-chip VCO and on-chip modulator that meets the GSM specifications for both a receive mode synthesizer and a modulating PLL with 270.83 kbps GMSK data is presented. Power consumption of the PLL is 13 mW in the RX synthesizer mode and 17mW in the TX modulation mode. Thus, the circuit is fully digital, except for the loop filter which carries the analog VCO control voltage.


Other data

Title A 17mW transmitter and frequency synthesizer for 900MHz GSM fully integrated in 0.35-μm CMOS
Authors Hegazi, Emad ; Abidi, A. A.
Keywords Constant envelope modulation | Fractional-N | Frequency synthesis | GSM | Noise filtering | Sigma-delta | Transmitter | Voltage-controlled oscillator (VCO)
Issue Date 1-Dec-2002
Publisher IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Journal IEEE Symposium on VLSI Circuits, Digest of Technical Papers 
ISSN 00189200
DOI 10.1109/JSSC.2003.810052
Scopus ID 2-s2.0-0242443368
Web of science ID WOS:000182517500015

Recommend this item

Similar Items from Core Recommender Database

Google ScholarTM

Check

Citations 60 in scopus


Items in Ain Shams Scholar are protected by copyright, with all rights reserved, unless otherwise indicated.