A low voltage low power and high speed binary search analog to digital converter
Badawy, Ahmed; Hegazi, Emad;
Abstract
This paper presents a technique to enhance the throughput of the Binary Search Analog to Digital Converter (BSADC) without increasing the analog circuits complexity. The presented technique is able to increase the output throughput to Fsample using a new sample and hold combination. The number of comparators is decreased using a reference prediction technique. We present a proof of concept 5-bit ADC, using only six passive Track- and-Hold circuits (T-H), 9 comparators, reference ladder, switches and digital gates. This ADC consumes 1.3mW from a 0.8 V supply at 1GS/s, the effective number of bits (ENOB) is 5-bits, the achieved figure of merit (FOM) is 50fJ/conversion-step.
Other data
Title | A low voltage low power and high speed binary search analog to digital converter | Authors | Badawy, Ahmed; Hegazi, Emad | Keywords | Analog to Digital Converter | Binary Search | High Speed | Low Power | Issue Date | 23-Mar-2016 | Journal | Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems | ISBN | 9781509002467 | DOI | 10.1109/ICECS.2015.7440303 | Scopus ID | 2-s2.0-84964894270 |
Recommend this item
Similar Items from Core Recommender Database
Items in Ain Shams Scholar are protected by copyright, with all rights reserved, unless otherwise indicated.