A low-jitter video clock recovery circuit
Ali, Hossam; Hegazi, Emad;
Abstract
Clock recovery is a key ingredient in any video system. This paper presents a novel clock recovery structure that utilizes a new digital loop that augments the well-known fractional phase locked loop. This clock data recovery achieves the desired functionality for any video system with very small jitter attributes and with multiple output phases without using off-chip components. The proposed design allows for simple dynamic control of loop gain for the digital loop. ©2010 IEEE.
Other data
Title | A low-jitter video clock recovery circuit | Authors | Ali, Hossam; Hegazi, Emad | Issue Date | 31-Aug-2010 | Journal | ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems | ISBN | 9781424453085 | DOI | 10.1109/ISCAS.2010.5537240 | Scopus ID | 2-s2.0-77955990182 |
Recommend this item
Similar Items from Core Recommender Database
Items in Ain Shams Scholar are protected by copyright, with all rights reserved, unless otherwise indicated.