Extending a Modern RISC Instruction Set for Performance Improvement

Abstract

Increasing the performance of the CPU has been the focus of the digital industry since its inception. We expect new design, extension or feature every few years, but we expect speed improvement by the year. Some of these improvements relies on the fabrication technology, others rely on the improvement of the theory use, but in most cases, improvements come from increasing the level of parallelization.