

THE EFFECTS OF NANO-METER PROCESS TECHNOLOGIES ON DIGITAL CIRCUIT DESIGN FLOW

BY

Mohamed Said Mohamed Abul-Makarem

Master degree in Electrical Engineering (2005) Ain Shams University, Cairo, Egypt

A Thesis
Submitted to the University of Ain-Shams
In fulfilment of the thesis requirement for the degree of
Doctor of Philosophy in Electrical Engineering

Supervisors:

Prof. Dr. Adel Ezzat El Hennawy

Professor of Electronic and communication
Engineering Dept.
Ain Shams University,
Cairo

Prof. Mohamed Amin Dessouky

Professor of Electronic and communication
Engineering Dept.
Ain Shams University,
Cairo

Ain-Shams
Cairo, Egypt, 2014



AIN SHAMS UNIVERSITY FACULTY OF ENGINEERING ELECTRONICS AND COMMUNCATIONS DEPARTMENT

APPROVAL SHEET

Degree : Doctoral of Philosophy in Electrical Engineering

Student Name : Mohamed said Mohamed AbulMakarem

Thesis Title : The Effects of Nanometer Process Technologies

on Digital Circuit Design Flow

Examiners Committee	<u>Signature</u>
Prof. Dr. Hani Fikry Mohammed Ragaie Ain Shams University, Faculty of Engineering Electronics and Communications Engineering Department. (<i>Examiner</i>)	
Prof. Dr. Yehia Isamil Mohamed Kamel Ismail Director of the Center of Nanoelectronics and Devices (CND) at American University in Cairo. (Examiner)	
Prof. Dr. Adel Ezzat El Hennawy Ain Shams University, Faculty of Engineering Electronics and Communications Engineering Department. (Supervisor)	
Prof. Dr. Mohamed Amin Dessouky Ain Shams University, Faculty of Engineering Electronics and Communications Engineering Department. (Supervisor)	

Date: 30/4/2014



Faculty of Engineering – Ain Shams University Electronics and Communication Engineering Department

Thesis title:

"The Effects of Nanometer Process Technologies on Digital Circuit Design Flow"

Submitted by: Mohamed Said Mohamed Abul Makarem

Degree: Doctor of Philosophy in Electrical Engineering.

Thesis Summary

With the continuous development of today's technology, IC design becomes a more complex process. The designer now not only takes care of the normal design and layout parameters as usual, but also needs to consider the process variation impact on the design to preserve the same chip functionality with no failure after fabrication. In the digital domain both timing and power performance of integrated circuits are increasingly affected by proximity effects. Therefore, it is mandatory to take into account such effects during digital cell characterization accurately to capture the process variations and hence generating more precise timing models. The more accurate modeling of all digital cell variations, the less value of defined On Chip Variation (OCV) specifically in recent technologies. Reducing OCV value leads to more relaxed timing constraints and hence, less power, smaller area and shorter design cycle. This work presents a proposal for a design flow to enhance the manufacturability of the traditional standard cell library. The

novel method comprises fully automated proximity-aware techniques to measure timing variations in digital cells. The new proposed flow is examined on 45 nm recent technologies and results indicate a ±6% variation across whole library contexts with respect to mean value. This shows the importance of having a variability-aware method that qualifies the libraries to be adopted for circuit designs.

The thesis is divided into six chapters including lists of contents, tables and figures as well as list of references and one appendix.

Chapter 1

It includes thesis introduction as well as definitions associated with challenges in recent technologies and their effects on circuit performances. This chapter ends with the thesis outline.

Chapter 2

In recent technologies both timing and power performance of integrated circuits are increasingly affected by process variations. OCV variation models the process and environment variations within one chip. Among the OCV variations are stress and lithography variations, these variations become dominant effects impacting the functionality and performance of designs in advanced technologies. One of the main sources of these variations is the proximity effects from neighboring cells, which significantly influence the lithography process and stress variations values. This chapter contains an introduction to the basic sources of proximity effects in recent technologies. Focus is done on mechanical stress, well proximity effects and lithography effects.

Chapter 3

Many researches in academia have been done to study the context-variability and its impact on circuit performance. Some industrial techniques have been developed to find a CAD solution to take into account these effects during design cycle, and hence reducing the on-chip variation (OCV) amount set in the initial phase of physical implementation design cycle. This absolutely leads to achieve more relaxed designs and hence reduce design cycle. This chapter depicts the different techniques currently used in industry to model OCV in digital design flow. Among of them, are marginal OCV, advanced OCV and statistical static timing analysis (SSTA). Then it will present

different context variability-aware techniques proposed in academia and industry. Finally we will cover different cell-level strategies to mitigate context variation impact.

Chapter 4

In this chapter presents a proposal for a design flow to enhance the manufacturability of the traditional standard cell library. The novel method comprises fully automated proximity-aware techniques to measure timing variations in digital cells. The new proposed flow is examined on 45 nm recent technologies and results indicate a $\pm 6\%$ variation across whole library contexts with respect to mean value. Without context awareness, the variations can reach even more which implies taking this effect into account. Context aware characterization is a very important factor for achieving accurate results in cell characterization process. This shows the importance of having a variability-aware method that qualifies the libraries to be adopted for circuit designs.

Chapter 5

This chapter exploits the proposed flow based on predictive model described in earlier chapter to model stress effects and mitigates the design constraints. It shows the need to reduce the guard-bands that might lead to overconstraints the design, where it is normally adds extra cells during different optimization steps to achieve all timing constraints, and hence increases the total core area and power. Physical and timing results of fully digital design are presented in details for both traditional and proposed flows. Results of different post-routing optimization and checks shows more benefits of using the new flow.

Chapter 6

The dissertation ends by conclusions, summary and future work.

Supervisors:

Prof. Dr. Adel Ezzat El Hennawy

Prof. Dr. Mohamed Amin Dessouky

ABSTRACT

Following the aggressive technology scaling trends and the fundamental limits of optical lithography, the gap between the designed layout and the functionality of what is really fabricated on silicon is increasing. As a consequence, performances predicted during the design implementation may significantly differ from post-silicon measurements. Furthermore, with the increasing difficulty in process control in nanometer technologies, manufacturing variations are growing as a percent of feature sizes. The number of variability sources is also growing as the fabrication processes become more and more complex, and the correlation between different variability sources is also more difficult to predict. The parameter fluctuations cause parametric yield loss, i.e., performance degradation, and the fabricated chips do not function as required by specification. Traditionally, the methodology adopted to determine the timing performance spread of a design in presence of variability is to run multiple static timing analyses at different "corners" that include "best-", "nominal-", and "worstcase". This approach is breaking down because finding those corners requires huge amount of runs to catch the exact corner due to extra layout effects due to cell/device proximities. A possible solution to reduce the number of timing analyses is design and verification with extra design margin normally named as on-chip-variation (OCV) It could be handled by existing corner-based design methodologies only by applying different derating factors for datapath and clock-path delay, and/or by introducing uncertainty margins. Therefore, designing for extreme conditions would automatically take care of the nominal case. However, considering the corner values for each electrical parameter may lead to an over pessimistic estimation of the performance. The scenario with all parameters in their worst-case values has really a minimal probability to happen in practice, and in several cases it cannot happen at all. Another drawback of the worst-case approach is that it does not provide information to designers about the sensitivity to various parameters, which can potentially be very useful in driving the optimization efforts towards a more robust design. In the digital domain both the situation is worst as timing and power performance of integrated circuits are increasingly affected by proximity effects. Therefore, it is mandatory to take into account such effects during digital cell characterization accurately to capture the process variations and hence generating more precise timing models. The more accurate modeling of all digital cell variations, the less value of defined On Chip Variation (OCV) specifically in recent technologies. Reducing OCV value leads to more relaxed timing constraints and hence, less power, smaller area and shorter design cycle. This work presents a proposal for a design flow to enhance the manufacturability of the traditional standard cell library. The novel method comprises fully automated proximity-aware techniques to measure timing variations in digital cells. The new proposed flow is examined on 45 nm recent technologies and results indicate a ±6% variation across whole library contexts with respect to mean value. This shows the importance of having a variability-aware method that qualifies the libraries to be adopted for circuit designs.

Table of Contents

ABS	STRACT	5
Tabl	le of Contents	7
List	of Figures	.10
List	of Tables	.12
Ack	nowledgements	. 14
CHA	APTER 1: INTRODUCTION	.15
1.1	Introduction	.16 .18 .20
1.2	Managing Variability in VLSI Designs	.21
1.3	Thesis Outline	.23
1.4	Thesis Contributions	.23
CH	APTER 2: SOURCES OF CONTEXT- VARIABILITIES	.25
2.1	INTRODUCTION	.25
2.2	WELL EDGE PROXINITY EFFECT	.28
2.3	MECHANICAL STRESS EFFECTS	.30
2.4	Mechanical Stress Sources	.31
2.5	Stress Effect Modeling	.37 .38 .39
2.6	Lithography Effects	

2.7	Design For Manufacturability	
2.8	Conclusion	48
	APTER 3: CONTEXT VARIABILITY SOULTION	
3.1	On-Chip Variation Modeling	50 52 55
3.2	Context Variability-Aware Techniques	58
3.3	Cell-Level Strategies to Mitigate Context Variation Impact 3.3.1 Layout Dependence of Stress-Based Performance Enhancement	64
3.4	Conclusion	68
CH	APTER 4: A METHODOLOGY FOR ANALYSING PROC	ESS
IMI	RIATION DEPENDENCY ON DESIGN CONTEXT AND TE PACT ON CIRCUIT ANALYSIS BASED ON UNDERLYING EDICTIVE MODEL	HE G
IMI	PACT ON CIRCUIT ANALYSIS BASED ON UNDERLYING	HE G 69
IMI PRI	PACT ON CIRCUIT ANALYSIS BASED ON UNDERLYING EDICTIVE MODEL	HE G 69
IMI PRI 4.1	PACT ON CIRCUIT ANALYSIS BASED ON UNDERLYING EDICTIVE MODEL	HE G69 69 71
IMI PRI 4.1 4.2 4.3	PACT ON CIRCUIT ANALYSIS BASED ON UNDERLYING EDICTIVE MODEL Introduction Background Analyisis of Context-dependent VariatioN	HE G69 69 71 72 73 atext 75
IMI PRI 4.1 4.2 4.3	PACT ON CIRCUIT ANALYSIS BASED ON UNDERLYING EDICTIVE MODEL Introduction Background Analysis of Context-dependent VariatioN 4.3.1Standard Cell Context Generation Digital Cell Variability Analysis: Results of Layout Design Conact on Cell Characteristics	HE G69 71 72 73 atext 75 1.76
4.1 4.2 4.3 4.4 Imp	PACT ON CIRCUIT ANALYSIS BASED ON UNDERLYING EDICTIVE MODEL Introduction Background Analysis of Context-dependent VariatioN 4.3.1Standard Cell Context Generation Digital Cell Variability Analysis: Results of Layout Design Conact on Cell Characteristics. 4.4.1 Stress variations impact on Standard Cells Electrical Leve	HE G69 71 72 73 atext 75 1.76 81 84 88 88 88

	Modeling Stress-Induced Variability to Optimize IC Timing
Perf	ormance
	4.7.1 Modelling and Mitigating Stress-Induced Variability92 4.7.2 Digital Cell Timing Characterization92
4.8	Proximity Predictive Model (PPM)94
	4.8.1 Context Generation95
	4.8.2Running Spice Simulation96
	4.8.3Proximity-Aware Cell Corner Models97
4.9	Corrective Actions in Standard Cell Library Development Process Flow 99
4.10	In-Context Analysis
4.11	In-Context IN-Placed Optimization
4.12	Summary
CHA	APTER 5: RESULTS OF PROPOSED STRESS-INDUCED
	RIABILITY MODEL TO OPTIMIZE IC TIMING
PER	FORMANCE104
5.1	Introduction
5.2	Results of a Fully Digital Test-case
5.3	Physical Results
5.4	Timing Results109
	5.4.1 Normal Timing Paths Checks
	5.4.2 Clock Network Timing
	5.4.3 Elements of Clock Tree Network
	5.4.4 Specifications of Clock Tree Synthesis
	5.4.5 Clock timing results using predictive model
	5.4.6 In-Context Post-Route Analysis
	5.4.7 In-Context Post-Route Optimization
5.5	Summary
CHA	APTER 6: CONCLUSION AND FUTURE WORK125
APP	ENDICES127
	Appendix A: Automatic Functional Cell Detection and
	Underlying Digital Library Development Flow. 127
REF	ERENCES137

List of Figures

Figure 1-1: Simple Polysilicon SRAF and OPC Example	17
Figure 1-2: Dynamic and Static Power Density vs. Technology	19
Figure 1-3: Preferred CMOS Device Stress Types	21
Figure 2-1: Schematic representation of the well edge proximity effective.	ect26
Figure 2-2 Well edge proximity of the standard cell region	27
Figure 2-3: Schematic presentation of a MOSFET layout and param establish well edge proximity SPICE model	
Figure 2-4: CMOS inverter cross-section with STI.	32
Figure 2-5: (a) STI stress on a MOS device, (b) Geometrical parame SB.	
Figure 2-6: Strained silicon MOS structure	34
Figure 2-7: Silicon Germanium strained silicon structure	34
Figure 2-8: Silicon Germanium strained silicon structure	36
Figure 2-9: Stress distributions within MOSFET channel	38
Figure 2-10: A typical layout of MOS devices with more instance p	arameters. 39
Figure 2-11: Ideal layout and its corresponding fabricated layout wi	thout RETs.42
Figure 2-12: Layout modified with OPC to "pre-compensate" for pr distortions.	
Figure 2-13: Properties of a wave: wavelength, amplitude, phase, ar	nd direction.42
Figure 2-14: SRAFs help maintain process windows for certain pitc	h ranges 43
Figure 2-15: Phase shift mask technique	44
Figure 2-16: Wire density variation leads to ILD thickness variation	45
Figure 2-17: (a) Layout view of a library gate. (b) Improved layout.	46
Figure 2-18: (a) Printed aerial image of the cells . (b) Improved vers	sion 46
Figure 2-19: Poly, contact, and active contours.	47
Figure 2-20: Ion and Ioff variations due to transistor length	47
Figure 3-1: Derating setup timing check for OCV.	51
Figure 3-2: Derating hold timing check for OCV	52
Figure 3-3: AOCV different logic levels	54
Figure 3-4: Effect of Chip Variability on Different Clock Paths	55
Figure 3-5: LOD and STIW representation	59

Figure 3-6: Representation of PL, PR, NL, and NR parameters	60
Figure 3-7: Fill insertion for hold-time and setup-time criticality	62
Figure 3-8: Application of Layout Property to PMOS Stack in 3-input NOR	65
Figure 3-9: Impact of shared <i>VDD/VSS</i> approach on stress in a two-finger inverter	67
Figure 4-1: pseudo code of Context-dependent analysis flow	74
Figure 4-2: Typical cell context	75
Figure 4-3: a) In-context Inveter cell b) In-context Flip-Flop cell	76
Figure 4-4: Normalized histogram of variations in cell rise delay across all contexts.	77
Figure 4-5: Normalized histogram of variations in rise transition delay across contexts.	
Figure 4-6: Cell-Layout with different strengths	79
Figure 4-7: Proximity effects on different MOS finger structures.	80
Figure 4-8: pseudo code of digital library development predictive flow	98
Figure 4-9: Digital predictive design flow	. 101
Figure 5-1: Physical results distributions	. 106
Figure 5-2: Cell density histogram	. 107
Figure 5-3: Distribution of setup delay histogram using traditional timing model	. 112
Figure 5-4: Distribution of hold delay histogram using traditional timing model	. 113
Figure 5-5: Timing results of critical paths a) setup check. b) hold check	. 114
Figure 5-6: Cell Extraction Violated timing path.	. 114
Figure 5-7: Slack Histogram of using reduced OCV margin	. 116
Figure 5-8: Hold Slack Histogram of reduced OCV margin	. 116