



AIN SHAMS UNIVERSITY
FACULTY OF ENGINEERING
Computer Engineering and Systems

Enhancing the Performance of the AUTOSAR COM Module

A Thesis submitted in partial fulfillment of the requirements of
Master of Science in Electrical Engineering
(Computer Engineering and Systems)

by

Ahmed Mohamed Moro Ahmed Hamed

Bachelor of Science in Electrical Engineering
(Computer Engineering and Systems)
Faculty of Engineering, Ain Shams University, 2011

Supervised By

Prof. Dr. Ashraf Mohamed Mohamed El-Farghly Salem

Prof. Dr. Mohamed Watheq Ali Kamel El-Kharashi

Dr. Mona Mohamed Hassan Safar

Cairo, 2016



AIN SHAMS UNIVERSITY
FACULTY OF ENGINEERING
Computer Engineering and Systems

Enhancing the Performance of the AUTOSAR COM Module

by

Ahmed Mohamed Moro Ahmed Hamed

Bachelor of Science in Electrical Engineering

(Computer Engineering and Systems)

Faculty of Engineering, Ain Shams University, 2011

Examiners' Committee

Name and affiliation

Signature

Prof. Dr. Serag Eldin El-Sayed Habib

Electronics Engineering and Electrical Communications
Faculty of Engineering, Cairo University.

.....

Prof. Dr. Sherif Ali Mohamed Hammad

Computer Engineering and Systems
Faculty of Engineering, Ain Shams University.

.....

Prof. Dr. Ashraf Mohamed Mohamed El-Farghly Salem

Computer Engineering and Systems
Faculty of Engineering, Ain Shams University.

.....

Prof. Dr. Mohamed Watheq Ali Kamel El-Kharashi

Computer Engineering and Systems
Faculty of Engineering, Ain Shams University.

.....

Date: 04 09 2016

Statement

This thesis is submitted as a partial fulfillment of Master of Science in Electrical Engineering, Faculty of Engineering, Ain shams University. The author carried out the work included in this thesis, and no part of it has been submitted for a degree or a qualification at any other scientific entity.

Ahmed Mohamed Moro Ahmed Hamed

Signature

.....

Date: 04 09 2016

Researcher Data

Name: Ahmed Mohamed Moro Ahmed Hamed

Date of Birth: 13/08/1989

Place of Birth: Cairo, Egypt

Last academic degree: Bachelor of Science

Field of specialization: Electrical Engineering

University issued the degree: Ain Shams University

Date of issued degree: 2011

Current job: Software Development Engineer at Mentor Graphics

Thesis Summary

Summary

Today's automotive software applications exhibit high communication within Electronic Control Units (ECUs) and between networked vehicle nodes. This causes high Central Processing Unit (CPU) load on these ECUs, which affects the overall performance of the system. It is needed to think for approaches to enhance the performance of these ECUs without the need to reduce the amount of the exchanged information, which is not feasible.

In the past years, the model-based design became an important field that needs to be explored in many fields/applications due to the increasing complexity of these fields/applications. Due to the restricted timing constraints of these fields/applications, the hardware/software codesign became a pressing part in the model-based designs.

This requires splitting the functionality of the software applications into two parts. The first part is the primary part that controls the flow of the software applications and performs the non CPU-intensive operations on a general purpose CPU. The second part contains the CPU-intensive operations that are needed to be expedited in order to enhance the performance of the system to meet the timing requirements of the used software applications. A coprocessor is used to support these CPU-intensive operations by offloading these operations from the main CPU and speeding them up by executing them on a dedicated Hardware (HW) that is customized for doing these operations.

In this research, we explore the usage of coprocessors in the AUTomotive Open System ARchitecture (AUTOSAR) Layered Software Architecture. We analysed the execution time consumed by the main functions called from the application used in an Engine Control Management AUTOSAR-based ECU. The analysis shows that the operations done by the AUTOSAR Communication (COM) module are the most ECU time-consuming operations. Our approach modifies the AUTOSAR Layered Software Architecture by adding the COM coprocessor. This model-based hardware/software codesign expedites the COM operations while keeping the application interfaces with the upper and lower AUTOSAR layers unchanged. The COM coprocessor covers two operations, which are the SendSignal and the ReceiveSignal operations.

We implemented two versions of the coprocessor. The first one is a non-pipelined version, which achieves up to 140x speedup over the Software (SW) COM solution. The second one is a pipelined version, which achieves up to 5.52x speedup over the non-pipelined version. This speedup gained by both versions of the coprocessor gives a room

for the Original Equipment Manufacturer (OEM)s and Tier1 suppliers to extend their automotive applications and increase the amount of the exchanged information by these applications without affecting the performance.

The thesis is divided into six chapters as listed below:

Chapter 1

This chapter introduces the thesis by presenting the research motivations, objectives, challenges, methodology, and thesis organization.

Chapter 2

This chapter presents an overview about the AUTOSAR Layered Software Architecture and the modules contained in it and their functionalities.

Chapter 3

This chapter explains the implementation details of the non-pipelined version of the AUTOSAR COM coprocessor.

Chapter 4

This chapter explains the implementation details of the pipelined version of the AUTOSAR COM coprocessor.

Chapter 5

This chapter discusses the experimental results for the pipelined and the non-pipelined versions of the AUTOSAR COM coprocessor.

Chapter 6

This chapter ends the thesis by conclusions and the expected future work.

Key words:

Automotive, AUTOSAR, hardware/software codesign, model-based design, coprocessor, COM, I-PDU, signal, ECU, ECU Extract, OEM, Tier1, Tier2

Acknowledgment

I would like to thank my supervisors for their great help and support:

- Prof. Dr. Ashraf Mohamed Mohamed El-Farghly Salem
- Prof. Dr. Mohamed Watheq Ali Kamel El-Kharashi
- Dr. Mona Mohamed Hassan Safar

Contents

Contents	xiii
List of Figures	xviii
List of Tables	xx
Abbreviations	xxii
1 Introduction	1
1.1 Problem Statement and Background	1
1.1.1 AUTOSAR	1
1.1.2 Problem Statement	1
1.2 Motivations	4
1.3 Research Objectives	4
1.4 Design Challenges	5
1.5 Methodology	6
1.6 Thesis Roadmap	7
2 AUTOSAR Overview	9
2.1 Introduction	9
2.2 AUTOSAR Layered Software Architecture	9
2.2.1 Basic Software Layer	10
2.2.1.1 Microcontroller Abstraction Layer	11
Input Output Drivers	11
Communication Drivers	11
Memory Drivers	12
Microcontroller Drivers	12
2.2.1.2 ECU Abstraction Layer	12
Input Output Hardware Abstraction	13
Communication Hardware Abstraction	13
Memory Hardware Abstraction	14
On-board Device Abstraction	14
2.2.1.3 Complex Drivers Layer	14
2.2.1.4 Services Layer	15
System Services	16
Memory Services	17
Communication Services	17
2.2.1.4.1 COM Module	20

2.2.2	Runtime Environment and Application Layers	22
2.2.3	The Role of the COM Module in AUTOSAR	22
2.3	Summary	25
3	AUTOSAR COM Coprocessor	27
3.1	Introduction	27
3.2	Analysis on the CPU Load of the COM Module	27
	Step 1	28
	Step 2	28
	Step 3	29
	Step 4	29
3.3	High Level Design of the Coprocessor	29
3.3.1	Modified AUTOSAR Layered Software Architecture	29
3.3.2	Building Blocks of the Coprocessor	29
	3.3.2.1 Chip Containing AUTOSAR SW	31
	3.3.2.2 Signal Instruction Handling Unit	31
	Signal Instruction Memory	31
	Output Buffer1	31
	3.3.2.3 Ipdu Instruction Handling Unit	31
	3.3.2.4 Instruction Control Unit	31
	3.3.2.5 COM Control Unit	32
	3.3.2.6 COM Control Timer	32
	3.3.2.7 HW COM Module	32
3.4	Supported Features in the Coprocessor	32
3.4.1	Analysis on the Central Electronic Module ECU	32
3.4.2	Supported Features	33
3.5	Implementation Details of the Coprocessor	33
3.5.1	HW Architecture of the Coprocessor	34
	3.5.1.1 Control Unit	35
	3.5.1.2 IM1	35
	3.5.1.3 rom.n	36
	3.5.1.4 Ipdu	37
3.5.2	Phases and Execution Cycles of the Coprocessor	37
	3.5.2.1 Fetching Phase	38
	Cycle 0	38
	3.5.2.2 Decoding Phase	38
	Cycle 1	39
	3.5.2.3 Execution Phase	39
	Extraction Sub Phase	39
	Cycle 2	40
	Cycle 3	40
	Cycle 4	40
	Cycle 5	40
	Cycle 6	40
	Packing/Unpacking Sub Phase	41
	Cycle 7	41
	Cycle 8	41