



AIN SHAMS UNIVERSITY

FACULTY OF ENGINEERING

Computer and Systems Engineering

Emulation-based System-on-Chip Verification

A Thesis submitted in partial fulfilment of the requirements of the degree of

Master of Science in Electrical Engineering

(Computer and Systems Engineering)

by

Hanan Mohamed Sameh Tawfik

Postgraduate Diploma in Electrical Engineering

(Computer and Systems Engineering)

Faculty of Engineering, Ain Shams University, 2009

Supervised By

Prof. Dr. Ashraf Mohamed Mohamed El-Farghaly Salem

Prof. Dr. Mohamed Watheq Ali Kamel El-Kharashi

Dr. Mohamed AbdelSalam Hassan

Cairo - (2017)



**AIN SHAMS UNIVERSITY
FACULTY OF ENGINEERING
CAIRO - EGYPT**

Name: Hanan Mohamed Sameh Tawfik

Thesis: Emulation-based System-on-Chip Verification

Degree: Master of Science in Electrical Engineering (Computer and Systems Engineering)

Examiners Committee

1. **Prof. Dr. Ihab El-Sayed AbdelHady Talkhan**
Professor at Computer Engineering Dept.
Faculty of Engineering - Cairo University.
2. **Prof. Dr. Ayman Mohamed Mohamed Hassan Wahba**
Professor at Computer and Systems Engineering Dept.
Faculty of Engineering - Ain shams University.
3. **Prof. Dr. Ashraf Mohamed Mohamed El-Farghaly Salem**
Professor at Computer and Systems Engineering Dept.
Faculty of Engineering - Ain shams University.
4. **Prof. Dr. Mohamed Watheq Ali Kamel El-Kharashi**
Professor at Computer and Systems Engineering Dept.
Faculty of Engineering - Ain shams University.

Date: 30/03/2017

Statement

This thesis is submitted as a partial fulfilment of Master of Science in Electrical Engineering, Faculty of Engineering, Ain shams University.

The author carried out the work included in this thesis, and no part of it has been submitted for a degree or a qualification at any other scientific entity.

Hanan Mohamed Sameh Tawfik

Signature

.....

Date: 30 March 2017

Researcher Data

Name : Hanan Mohamed Sameh Tawfik
Date of birth : 06/10/1985
Place of birth : France
Last academic degree : Postgraduate Diploma
Field of specialization : Computer Engineering
University issued the degree : Ain Shams
Date of issued degree : 2009
Current job : Software Development Engineer

Abstract

Systems on Chip (SoC) nowadays, have become heterogeneous in nature. They can be composed of a mix of analog and digital components.

In some verification environments, SystemC is used to model the digital components and SystemC-AMS extensions can be used to model the analog components. Later in the verification process, the digital part can be refined to RTL whose software simulation could be quite slow.

As Systems on Chip are becoming more complex, the functional verification of their RTL-level digital components tends to be performed using emulation platforms to verify large designs faster.

In this work, an approach is proposed that enables the interfacing of SoCs' digital and analog components in an emulation environment, where the digital components (at the RTL level) would be running on the emulator, while the SystemC-AMS components would be running on the associated emulator host machine. The difficulty of this interfacing lies in the SystemC-AMS being a timed environment with a time wheel completely decoupled from emulation time. A case study that illustrates the feasibility of the proposed interfacing approach is also presented.

Thesis Summary

Systems on Chip (SoC) nowadays, have become heterogeneous in nature. They can be composed of a mix of analog and digital components.

In some verification environments, SystemC is used to model the digital components and SystemC-AMS extensions can be used to model the analog components. Later in the verification process, the digital part can be refined to RTL whose software simulation could be quite slow.

As Systems on Chip are becoming more complex, the functional verification of their RTL-level digital components tends to be performed using emulation platforms to verify large designs faster.

Co-emulation is a methodology where components or testbenches, written in SystemC, can be used to generate input data to the design running on the emulator as well as to analyse output data received from the design. In this scheme, SystemC components are usually running on a workstation connected to the emulator.

According to the SCEMI (Standard Co-Emulation Modeling Interface) standard, which is the co-emulation standard followed in the industry, the SystemC side must be untimed. This restriction represents a serious constraint if there is a need to model analog components using SystemC-AMS (which is timed) that would need to communicate with the design running on the emulator. Some emulator's manufacturers offer timed SystemC support, however, they warn the user that the timed SystemC timewheel will be completely decoupled from the emulator timewheel.

In this research, we proposed an approach to interface analog components, modeled using SystemC-AMS and running on the co-emulation workstation, with the RTL design running on the emulator and address the synchronization challenges between the different timewheels. A case study has also been implemented to prove the feasibility of the proposed approach.

The thesis is divided into six chapters as listed below:

Chapter 1:

This chapter introduces the problem addressed by the work presented in this thesis, explains the methodology followed and the contribution presented.

Chapter 2:

This chapter gives a brief overview of the SystemC and SystemC-AMS languages and go through the related work in the area of SystemC/SystemC-AMS modeling.

Chapter 3:

This chapter describes the role of co-simulation and co-emulation technologies.

Chapter 4:

This chapter explains the methodology proposed to interface SystemC-AMS with a digital design running on an emulator.

Chapter 5:

This chapter presents a case study that demonstrates the feasibility of the proposed interfacing approach and provides comments on the experimental results obtained.

Chapter 6:

This chapter concludes the work presented in this thesis and goes through the anticipated future work.

Keywords:

SystemC, SystemC-AMS, Emulation, RTL, Simulation, SCEMI, analog, digital, System on Chip, Functional Verification

Acknowledgment

I would like to thank my supervisors for all their help and support:

- Prof. Dr. Ashraf Mohamed Mohamed El-Farghaly Salem
- Prof. Dr. Mohamed Watheq Ali Kamel El-Kharashi
- Dr. Mohamed AbdelSalam Hassan

I would like to also thank my family as well as Dr. Mona Safar, Georges Antoun and Nahla Mohamed.

30 March 2017

Table of Contents

List of Figures	xix
List of Tables	xxi
List of Abbreviations	xxii
Chapter 1 Introduction	1
1.1 Problem Statement	1
1.2 Methodology	3
1.3 Contribution	4
1.4 Thesis Organization	5
Chapter 2 SystemC/SystemC-AMS	7
2.1 SystemC Concepts	8
2.1.1 SystemC Language Components	9
2.1.1.1 Modules	10
2.1.1.2 Channels	12
2.1.1.3 Processes	15
2.1.1.4 Events	17
2.1.1.5 Sensitivity	18
2.1.1.5.1 Static Sensitivity	18
2.1.1.5.2 Dynamic Sensitivity	20
2.1.2 SystemC Scheduler Operation	22
2.1.3 Model of Computations (MoC)	24
2.2 SystemC-AMS Concepts	27
2.2.1 SystemC-AMS Use Models	27
2.2.2 SystemC-AMS Language Architecture	28
2.2.3 SystemC-AMS Model of Computations	29
2.2.3.1 Time Data Flow Modeling	30