



AIN SHAMS UNIVERSITY
FACULTY OF ENGINEERING

Electronics and Communications Engineering Department

**Design Of Wide Band Low Phase Noise Frequency
Synthesizer**

submitted by

Ahmed Farouk Aref Mahmoud

A THESIS SUBMITTED
IN PARTIAL FULFILLMENT OF THE
REQUIREMENTS FOR THE DEGREE

MASTER OF SCIENCE

supervised by

Hani Fekri Ragaei , Prof. Dr.
Emad Eldin Mahmoud Hegazi, Dr.
Faculty of Engineering - Ain Shams University

Cairo, Egypt

January 2009



AIN SHAMS UNIVERSITY
FACULTY OF ENGINEERING
CAIRO-EGYPT

Examiners Committee

Name :**Ahmed Farouk Aref Mahmoud**

Thesis:**Design Of Wide Band Low Phase Noise Frequency Synthesizer**

Degree:**Master of Science in Electrical Engineering**

NAME, TITLE, AND AFFILIATION

SIGNATURE

Hani Fekri Ragai , Prof. Dr.

Electronics and Communications Eng. Dept.
Faculty of Engineering - Ain Shams University

Emad Eldin Mahmoud Hegazi, Dr.

Electronics and Communications Eng. Dept.
Faculty of Engineering - Ain Shams University

Date:

Curriculum Vitae

Name of the Researcher: Ahmed Farouk Aref Mahmoud
Date of Birth: 3 November 1979
Place of Birth: Riyadh, Saudi Arabia
First University Degree: B.Sc. in Electrical Engineering
Department: Electronics and Communication Eng. Dept.
University: Ain Shams University
Date of Degree: June 2002

Statement

This thesis is submitted to Ain-Shams University in partial fulfillment of the degree of Master of Science in Electrical Engineering.

The work included in this thesis was carried out by the author in the department of electronics and communications engineering, Ain-Shams University.

No part of this thesis has been submitted for a degree or a qualification at any other university or institute.

Name: Ahmed Farouk Aref Mahmoud

Signature:

Date:

Abstract

Ahmed Farouk Aref Mahmoud, “Wide band Low Phase Noise Frequency Synthesizer”, Master of Science dissertation, Ain Shams University, 2008.

This dissertation presents a complete synthesizer chain for the DVB-H standard, which is regarded as one of the most growing standards for wireless consumer applications.

The presented frequency synthesizer presents an innovative fully integrated solution using a newly developed low noise, wide bandwidth LC VCO which uses a new technique for noise cancellation. This technique can decrease the NMOS cross-coupled devices flicker noise injection to the VCO output by 1 to 2 orders of magnitude. This technique can decrease the VCO flicker corner frequency to a maximum of few kilohertz range using standard CMOS technology. This will also results in a a further optimization of the synthesizer power consumption which is a main target for a low power mobile application.

The synthesizer is targeting a wide band of frequencies covering the VHF III band, the entire UHF band and the L-band entitled for DVB-H reception worldwide. The design is targeting a power consumption which is lower than all published work as well as the present market solutions.

A complete frequency synthesizer is presented . Implemented in 0.13um standard process; the synthesizer can have a phase noise of -136dBc/Hz at 1.45MHz offset frequency with a narrow loop bandwidth of 15Khz. The nominal power consumption is less than 30mW with a 1.2V supply. Key words: Phase Locked Loop, PLL, DVB-H, Voltage Controlled Oscillator, Charge pump, Active Noise Isolation.

Summary

Over the last ten years digital technology has encouraged a rapid growth in the personal consumption of media. As a result of that new technologies have been developed that enable viewers to watch streamed television-like services on their mobile telephones so that the viewing is no longer limited to the television receiver at home, or in a vehicle, but is widened to allow personalized viewing of television by individuals wherever they are located. In this thesis we developed a wide band low phase noise frequency synthesizer for the DVB-H standard. The work in this thesis is organized as follows:

Chapter 1 is an introduction explaining the motivation for the thesis main subject.

Chapter 2 gives an overview on the DVB-H system from historical and technical point of view, as one of the emerging consumer applications nowadays.

Chapter 3 presents the complete system design steps and all the related simulation results. This includes also the use of a custom made Matlab tool which was used in the system design process. An output of this system design is the performance specifications, different programmable currents and frequency division ratios specified for the synthesizer building blocks described in Chapter 4.

Chapter 4 Shows the circuit level implementation of all of the synthesizer blocks and how these circuits are optimized to achieve the required performance. A detailed description of the newly used VCO with active noise isolation is also included.

Chapter 5 shows all the system integration and verification simulation results. A summary of the synthesizer results as well as a comparison between this work and others related work is also presented.

Appendix A shows the VerilogA code for the different behavioral

blocks used in the semi circuit/behavioral system simulation. Appendix B shows the Matlab code for the developed tool used in the system design.

Contents

1	Introduction	1
1.1	Motivation	1
2	Fundamentals of Frequency Synthesis	4
2.1	Role Of Frequency Synthesizer	4
2.2	Frequency Synthesis by Phase-Lock Technique	5
2.2.1	Fraction-N Frequency Synthesis	7
3	DVB-H System Overview	10
3.1	DVB-H System Introduction	10
3.1.1	DVB-H Value Chain	11
3.1.2	Screen Size	12
3.1.3	Interactivity	13
3.2	Technical Aspects Of DVB-H	13
3.2.1	Time-Slicing	14
3.2.2	DVB-H System Overview	15
3.2.3	DVB-H Network Architecture	15
3.2.4	DVB-H Broadcast Spectrum	17
4	Synthesizer System Design	19
4.1	Introduction	19
4.2	Frequency Plan	21
4.3	Noise Budget	24
4.4	Power Budget	28
4.5	Synthesizer System Modeling	29
4.5.1	Matlab Linear Model	29

4.5.2	System and Noise Modeling	31
4.6	System Design	33
4.6.1	System Type and Order	33
4.6.2	System Bandwidth	35
4.6.3	Frequency Divider Values	39
4.6.4	Charge Pump Current Values	39
4.6.5	Noise Analysis	44
4.6.6	Synthesizer System Specification	46
5	Synthesizer Circuit Level Implementation	48
5.1	PFD and Charge Pump	48
5.1.1	Phase Frequency Detector	48
5.1.2	Charge Pump	52
5.2	Voltage Controlled Oscillator	61
5.2.1	Introduction	61
5.2.2	Oscillator Basics	62
5.2.3	VCO General Specifications	63
5.2.4	Oscillator Types And Comparison	65
5.2.5	Proposed LC-VCO Circuit Topology	66
5.2.6	LC-VCO Hand Calculations	72
5.2.7	LC-Tank Circuit	78
5.2.8	VCO Schematic Implementation And Results	80
5.3	VCO Buffer	95
5.4	Feedback Divider	97
5.4.1	Pulse Swallow Technique	98
5.4.2	Dual Modulus Prescalers	101
5.4.3	Programmable Counters	106
5.4.4	Complete Feedback Frequency Divider	109
5.5	Sigma Delta MASH Modulator	111
6	System Integration And Verification Results	116
6.1	Schematic Integration	116
6.2	Behavioral System Simulations	117
6.3	Results Summary And Results Comparison	121

7 Conclusion And Future Work	124
7.1 Conclusion	124
7.2 Future Work	125
A Veriloga Models	126
B MATLAB Code	131
References	140

List of Figures

2.1	Synthesizer in Typical RF Receiver Front-End	5
2.2	Frequency Synthesizer Role	6
2.3	Fractional-N Frequency Synthesis	8
3.1	System architecture for collaboration between mobile and broadcast operators	15
3.2	Possible network topology solutions for DVB-H	16
4.1	Zero-IF Receiver Architecture	20
4.2	The GSM transmitter presents a serious additional blocker besides the in-band analog and DTV blocker.	22
4.3	DVB-H Frequency Bands and Proposed Frequency Plan	23
4.4	Synthesizer Block Diagram	24
4.5	Blocking Characteristics of DVB-H	27
4.6	Synthesizer block diagram with inherent noise sources	33
4.7	2nd Order and 3rd Order LPF	34
4.8	Synthesizer Output Phase Noise Profile	37
4.9	Synthesizer Integrated Phase Noise Vs. Loop Bandwidth	38
4.10	CP Current in uA Divided by N values versus N	41
4.11	CP Ideal and Linearized Currents	42
4.12	CP Folded Programmable Current With Approximated LSB values	43
4.13	Error Percent Using Approximated LSB Values	44
4.14	Synthesizer Output Integrated Noise versus VCO Flicker Corner Frequency	46
5.1	PFD State Diagram	49
5.2	PFD Average Output versus Input Phase Difference	51