



# DESIGN GUIDELINES FOR THE IMPLEMENTATION OF EMBEDDED NETWORK ON CHIP (NOC) IN FPGAS

By

Noha Gamal Mohamed

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfillment of the
Requirements for the Degree of
MASTER OF SCIENCE

in

Electronics and Communications Engineering

# DESIGN GUIDELINES FOR THE IMPLEMENTATION OF EMBEDDED NETWORK ON CHIP (NOC) IN FPGAS

## By Noha Gamal Mohamed

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfillment of the
Requirements for the Degree of
MASTER OF SCIENCE

in

**Electronics and Communications Engineering** 

Under the Supervision of

Prof. Dr. Hossam A. H. Fahmy

Dr. Hassan Mostafa

Professor

**Assistant Professor** 

Electronics and Communications
Engineering Department
Faculty of Engineering, Cairo University

Electronics and Communications
Engineering Department
Faculty of Engineering, Cairo University

FACULTY OF ENGINEERING, CAIRO UNIVERSITY GIZA, EGYPT 2017

# DESIGN GUIDELINES FOR THE IMPLEMENTATION OF EMBEDDED NETWORK ON CHIP (NOC) IN FPGAS

# By Noha Gamal Mohamed

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfillment of the
Requirements for the Degree of
MASTER OF SCIENCE

in

**Electronics and Communications Engineering** 

Approved by the Examining Committee
Prof. Dr. Hossam A. H. Fahmy, Thesis Main Advisor
Prof. Dr. Amin Nassar, Internal Examiner
<del></del>
Prof. Dr. Mohab Anis, External Examiner

FACULTY OF ENGINEERING, CAIRO UNIVERSITY GIZA, EGYPT 2017

(Electronics and Communications Engineering, The American University in Cairo)

**Engineer's Name:** Noha Gamal Mohamed

**Date of Birth:** 21/01/1987 **Nationality:** Egyptian

E-mail: noha\_gamal@mentor.com

**Phone:** +20 1003826997

**Address:** Electronics and Communications

Engineering Department,

Cairo University, Giza 12613, Egypt

**Registration Date:** 01/10/2011 **Awarding Date:** --/--/2017

**Degree:** Master of Science

**Department:** Electronics and Communications Engineering

**Supervisors:** 

Prof. Dr. Hossam A. H. Fahmy

Dr. Hassan Mostafa

**Examiners:** 

Prof. Dr. Hossam A. H. Fahmy (Thesis main advisor)
Prof. Dr. Amin Nassar (Internal examiner)
Porf. Dr. Mohab Anis (External examiner)
(Electronics and Communications Engineering, The

American University in Cairo)

#### **Title of Thesis:**

Design Guidelines for the Implementation of Embedded Network on Chip (NoC) for FPGAs

#### **Key Words:**

Network on Chip; Fields Programmable Gate Array

#### **Summary:**

In this thesis, a literature survey of existing Networks-on-Chips is presented, then a comparative review between the NoCs with available source code from area and speed respective is provided. Efficiency gaps between hard and soft implementations using FPGA-embedded NoC have been analyzed and designs recommendations have been proposed. Finally two soft implantations are introduced to attempt the maximum reduction of either the delay gap or the power gap between soft and hard implementations.



# Acknowledgments

First of all, I would like to thank Prof. Hossam Fahmy and Dr. Hassan Mostafa for giving me the opportunity to work onto this subject which interests me a lot and enhances my knowledge and career. I would also like to thank Dr. Hassan for his help, suggestions and support.

# **Table of Contents**

ACKN	OWLEI	OGMENTS	I
TABL	E OF CO	ONTENTS	П
LIST	OF TAB	LES	V
LIST	OF FIGU	J <b>RES</b>	VI
NOMI	ENCLAT	TURE	VII
ABST	RACT		VIII
			1
1.1.			1
1.1.			2
1.2.			2
		LITERATURE SURVEY OF E	
	<b>5</b>		3
2.1.			3
2.2.		FPGA VERSUS ASIC	3
	2.2.1.	Unit Costs	3
	2.2.2.	Non Recurring Engineering Co	osts4
	2.2.3.		4
	2.2.4.	System Re-Usability	5
	2.2.5.	Design Cycle	5
	2.2.6.	ASIC versus FPGA Summary	6
2.3.		NoCs Overview	6
	2.3.1.	Switching	8
	2.3.2.	Flow Control	8
	2.3.3.	Virtual Channel	9
	2.3.4.	Allocator	9
	2.3.5.	Implementation	9
2.4.		Previous Works	9
	2.4.1.	NoCem	9
	2.4.2.	PNoC	10
	2.4.3.	Dual Crossbar Router	
	2.4.4.	HW NoC	14
	2.4.5.	SOTA	15
	2.4.6.	CONNECT	16
	2.4.7.	Split and Merge PS	18
	2.4.8.	FLNR	20
	2.4.9.	RROCN	23
2.5.	۷.⊶.۶.		EN NOCS WITH OPEN-SOURCE CODE 25
2.3.	2.5.1		
	2.5.1.	<b>A</b>	25
	2	.5.1.1. Prequency	23

	2.5.1.2.		
	2.5.1.3.	8 8	
2.6.	St	JMMARY AND FUTURE WORKS	30
CHAI	PTER 3 : SOF	T AND HARD IMPLEMENTATIONS FOR	FPGA-
EMBI	EDDED NOC	••••••	33
3.1.	In	TRODUCTION	33
3.2.	M	ETHODOLOGY	33
	3.2.1.	Soft Implementation Flow	33
	3.2.2.	Hard Implementation Flow	
3.3.	Ri	ESULTS AND DISCUSSIONS	34
	3.3.1.	Input Module	35
	3.3.2.	Output Module	35
	3.3.3.	Routing Module	38
	3.3.4.	Allocator	38
	3.3.5.	Switch	38
	3.3.6.	Module and System levels comparisons	38
3.4.	Di	ESIGN RECOMMENDATION	39
3.5.	Su	JMMARY	40
СПУІ	DTED 4 . TW/	O SOFT IMPLEMENTATIONS FOR FPGA	EMBEDDED
		USOFT INTELEMENTATIONS FOR FFGA	
NUC.	•••••	······································	41
4.1.	In	TRODUCTION	41
4.2.	M	ETHODOLOGY	41
	4.2.1.	LUT Combining	41
	4.2.2.	Optimize Instantiated Primitives	42
	4.2.3.	Power Reduction	42
	4.2.4.	Maximum Compression	43
	4.2.5.	Memory Elements	43
4.3.	Ri	ESULTS AND DISCUSSIONS	44
	4.3.1.	Buffer Depth	44
	4.3.2.	Data Width	44
	4.3.3.	Number of VCs	46
	4.3.4.	Number of Ports	46
	4.3.5.	Module and System Levels Comparisons	47
4.4.	Di	ESIGN RECOMMENDATION	47
4.5.	Su	JMMARY	47
DISC	USSION AND	O CONCLUSIONS	48
REFE	RENCES		50
		WER AND AREA ESTIMATION IN SOFT	
IMPL	EMENTATIO	ON	53
A.1	. Power Estin	IATION	53
		ATION	
		CATIONS	

APPENDIX B: EFFICIENCY MEASUREMENTS AUTOMATION IN SOFT	
IMPLEMENTATION	.56

# **List of Tables**

Table 2-1: Asymptic Cost Functions [4]	7
Table 2-2: PNoC Router Implementation Results [3]	11
Table 2-3: PNoC Comparison to Packet-Switched Network of Bartic et al [3]	12
Table 2-4: Configurable Router for Embedded NoC Results for FPGA and ASI	C [7].14
Table 2-5: CONNECT Area and Performance Comparison with some SOTA R	outers
[10]	18
Table 2-6: Implementation Results for CONNECT & Split-Merge [12]	20
Table 2-7: FLNR Performance and Area Comparison with some Previous NoC	Routers
[13]	23
Table 2-8: RRCON Implementation Results on Four Configurations [17]	25
Table 3.1: Estimated FPGA Resources Area	33
Table 3-2: FPGA/ASIC Ratios	39
Table 4-1: Speed and Power Target configurations	43
Table 4-2: Speed vs Power Setups FPGA/ASIC Ratios	47

# **List of Figures**

Figure 2-1: FPGA vs. ASIC Cost	3
Figure 2-2: ASIC NRE Cost	4
Figure 2-3: FPGA vs. ASIC Time-to-Market	4
Figure 2-4: FPGA vs. ASIC Design Cycle	5
Figure 2-5: ASIC vs. FPGA Production Cycle	6
Figure 2-6: FPGA vs. ASIC Summary	6
Figure 2-7: FPGA Routing and Logic Power Consumption	7
Figure 2-8: NoCem Architecture [5]	
Figure 2-9: PNoC Router Block Diagram [3]	.11
Figure 2-10: Configurable Router for Embedded NoC Block Diagram [7]	
Figure 2-11: Configurable Router for Embedded NoC FPGA Resource utilization	
breakdown [7]	.14
Figure 2-12: Hard and Soft NI Shell [8]	.15
Figure 2-13: SOTA Arcitecture [9]	
Figure 2-14: CONNECT Router Architecture [10]	.17
Figure 2-15: Split-Merge PS Architecture [12]	.18
Figure 2-16: Packet Format of Split-Merge and CONNECT Networks	.19
Figure 2-17: Cycle Comparison between CONNECT and Split- Merge PS NoC [12]	
Figure 2-18: FLNR Packet Format	
Figure 2-19: FLNR Block Diagram [13]	
Figure 2-20: Synthesis Results for FLNR [13]	
Figure 2-21: FLNR Performance and Area Comparison with some Previous NoC	
Routers [13]	.23
Figure 2-22: RRCON Router Block Diagram [17]	.24
Figure 2-23: RRCON Crossbar Architecture [17]	
Figure 2-24: Frequency vs Buffer Depth	.26
Figure 2-25: Frequency vs Data Width	
Figure 2-26: Frequency vs VC	
Figure 2-27: LUTs usage vs Buffer Depth	.28
Figure 1-28: LUTs usage vs Data Width	.28
Figure 2-29: LUTs usage vs VC	.29
Figure 2-30: Registers usage vs Buffer Depth	.29
Figure 2-31: Registers usage vs Data Width	.30
Figure 2-32: Registers usage vs VC	
Figure 3-1: FPGA memory buffers using three implementation alternatives	.36
Figure 3-2: FPGA/ASIC Area Ratios	.36
Figure 3-3: FPGA/ASIC Delay Ratios	
Figure 3-4: FPGA/ASIC Power Ratios.	.37
Figure 4-1: Speed vs Power Setups FPGA/ASIC Area Ratios	.45
Figure 4-2: Speed vs Power Setups FPGA/ASIC Delay Ratios	.45
Figure 4-3: Speed vs Power Setups FPGA/ASIC Power Ratios	
Figure A-1: ISE Timing Constraint	.53
Figure B-1: Source Files Hierarchy	.70
Figure B-2: Output Files Hierarchy.	.71

## **Nomenclature**

ASIC Application Specific Integrated Circuits
ASSP Application Specific Standard Products

**BRAM** Block RAM

BSV Bluespec System Verilog
CLB Configurable Logic Blocks
DOR Dimension Ordered Routing

**DRAM** Distributed RAM

**DSP** Digital Signal Processing

**FF** Flip Flop

**FPGA** Field Programmable Gate Arrays

**FPSoC** Fields Programmable Systems on Chip

**HoL** Head of Line

IP Intellectual PropertyLUT Look Up Table

**NCD** Native Circuit Description

NI Network Interface NoC Network on Chip

NRE Non Recurring Engineering

**PAR** Place and Route

**PCF** Physical Constraints File

**PDR** Partial Dynamic Reconfiguration

**QoS** Quality of Service

RLOC Relative Location Constraints
SAMQ Statically Allocated Multi Queue

SoCSystems on ChipVCVirtual ChannelWSFWest Side First

### **Abstract**

The continuous increases in the complexity of semiconductor manufacturing from technical and economical perspectives become a main concern to the applications dominated by application-specific integrated circuits (ASICs) and application-specific standard products (ASSPs). In contradiction to the increasing cost, complexity and risks of the dependancy on ASIC implementation process, field-programmable gate arrays (FPGAs) costs and time-to-market are looking very promising. FPGA industry has been developed gradually to minimize the risk and time consumed in the development of new products and increase the life time of the product in the marketing due to its flexibility of being reconfigurable, which consequently decrease the threat of being obsolete caused by introducing into the market same products with new generations.

Earlier FPGAs were only useful for applications with low densities or for ASIC prototyping. Nowadays, FPGAs serve as Fields Programmable Systems on Chip (FPSoC) and are widely used to implement computationally intensive world applications.

One of the major challenges of the FPGAs is the limited routing and logic resources. Moving towards newer FPGA technologies, the consumed power in routing becomes more than the power consumed in logic. Moreover; as the number of components in FPSoCs increases, traditional bus based and point-to-point interconnect schemes become bottlenecks in satisfying systems requirements. Consequently, embedding an efficient NoCs within FPGAs becomes essential to implement SoCs designs.

We first review several NoC designs based on their contributions, architectures, implementations and future works. We also make our comparison between three of these routes to analyze the effect of varying NoC parameters on the operating frequency and area utilization to help choosing the appropriate NoC based on system requirements. Then we use FPGA-embedded NoC design and compare implementing its components on soft and hard implementations to analyze the efficiency gap in area, frequency and power between the two design flows (i.e., FPGA flow and ASIC flow) and get the design constraints in this space. Finally we propose two different configurations in soft implementation using the FPGA-embedded NoC, one configuration attempts reducing the delay gap as much as possible between hard and soft implementations and the second configuration relaxes the delay gap constraint for a significant power reduction.

## **Chapter 1: Introduction**

#### 1.1. Motivation

Implementation medium is one the important factors impacting the Systems on Chips (SoCs) configurations and their interconnect mechanisms in terms of performance and cost. Recently, FPGAs are gradually replacing ASICs because of FPGAs strength points of being easy to be upgraded, having short time to market and low development costs, providing immediate results and fast design cycles which make them the appropriate candidates for research proposes and removing the burdens of IC fabrication involvement and manufacturing operations. Although there are always continuous enhancements in FPGAs to reduce their weakness points and increase their capabilities, they always consume more power and area; operate on lower frequencies than ASIC and have limited and fixed resources. These are challenges for FPGAs to satisfy some systems' requirements.

Basic elements in FPGA are the programmable logic element for performing logic calculations and interconnect for data transfer. Recent FPGAs contain hardware and software blocks, such as memories, processors and Digital Signal Processing (DSP) blocks.

As systems complexity increases, bus-based interconnections become a bottleneck since they are unable to meet systems requirements. ARM's AMBA [1] bus and IBM's CoreConnect [2] are shared buses; they allow reusing intellectual property (IP) and support working with modular designs that have standard interfaces. But they are not suitable for large systems because of the performance degradation. Consequently FPGA vendors introduced an enhanced architecture that provides original standard shared bus besides direct module to module communication. This architecture is called hybrid bus/direct interconnection. These enhancements came with the cost of reducing systems modularity and adding more effort for customizing hardware designs for the module to module connection which complicates design process. Bus segments architecture was introduced to rebalance the load of the bus. It is suitable for modules communicating on the same segment with no congestion to the rest of the bus. However this complicates the design process and reduces systems scalability and flexibility [3].

Network on Chip (NoC) is the candidate as a subsystem for the communication between IP cores in a system on chip to overcome all previous problems. Strength points of NoCs are scalability and flexibility because of the optimization and the independent implementations between layers. They can work in both synchronous and asynchronous clock domains, support different topologies. They provide interface interoperability using simplified customization per application. They also enable interface with high speed inputs/outputs like PCI-Express.

Embedded hardware, software blocks and customizable logic blocks within the FPGA architecture make it the typical choice for NoCs designs. Implementing NoC with low area overhead in FPGAs and choosing the appropriate set of NoC parameters are necessary because of the limited routing and logic resources.

NoCs on FPGAs enable implementing one of the most promising features which is partial dynamic reconfiguration (PDR). It is the ability to change the logic of one of FPGA blocks without interrupting the other blocks while they are running.

### 1.2. Contribution

This dissertation of this work includes the following contributions:

- Provide a review on different NoC designs, their architectures, simulation and test results.
- Compare between three open-source NoCs to analyze the behavior of the NoC with varying NoCs parameters and to help selecting the NoC design that would match to system requirements using soft implementation.
- Choose FPGA-embedded NoC and measure area allocation, maximum operating frequency and power consumption on the sub-module level of the router in both hard and soft implementations and compare between the results of soft and hard implementations. Then provide design suggestions whether each module in the NoC is more suitable to be harden or to be reconfigurable. And investigate whether the NoC would give better results in soft implementations if it is designed to target FPGA than NoCs designed for ASIC or not.
- Introduce two different configurations for the soft implementation. First configuration attempts reducing the delay gap between soft and hard implementations as much as possible. The second configuration results in a significant reduction of consumed power with a small increase in area and delay gaps. Results are measured on the network level.

## 1.3. Organization of the Thesis

The remainder of this thesis is organized as follows. Chapter 2 provides a detailed survey of the most recent NoCs with their architecture and simulation results, then makes a unified comparison between NoCs with available open source code. Chapter 3 uses FPGA-embedded NoC and compares its behavior under soft and hard implementations on sub-module level, then gives design recommendation for each module for best implementation. Chapter 4 introduces two soft implementations for the FPGA-embedded NoC and studies the two configurations behavior on network level to give design suggestions which configuration to use according to the target applications. Then the thesis conclusion and future work are revealed in "Discussion and Conclusion" section.

Finally, Appendix A shows the steps required for accurate estimation of power and area in soft implementation. While, Appendix B gives a detailed description for the created scripts used for automating the measurement of the efficiency parameters.

# Chapter 2 : Literature Survey of Existing Networks-on-Chips

### 2.1. Introduction

In this chapter, we give an overview of FPGA and ASIC advantages and disadvantages, and then highlight the importance of NoCs especially for FPGA. Then we explore previous works of different NoCs designs that represent the core of most NoCs designs in the literature recently. We show their contributions, architectures, implementation, test results and future works. Finally we make our comparison between three NoCs across different values of the NoC parameters to give design recommendation to help choosing the appropriate NoC according to system requirements.

#### 2.2. FPGA versus ASIC

FPGAs and ASICs address different market requirements. In the past, FPGA used to be dominant for only prototyping and applications with low complexity, speed and volume. Currently FPGAs replace ASICs for low and medium applications due to the major enhancements introduced to FPGA's operating frequency, chip density and fabrication cost. Although ASICs have better performance characteristics (speed, area and power), FPGAs keep pushing ASICs from market mainly because of their flexibility and quick time-to-market values.

#### **2.2.1. Unit Costs**

Although ASIC has higher R&D design costs, in high volume applications, it has lower costs of manufacturing than FPGA as shown in Figure 2-1.




Figure 2-1: FPGA vs. ASIC Cost