

**INTEGRATED RESISTORS
ON POLYCRYSTALLINE SILICON**

A THESIS

**SUBMITTED IN PARTIAL FULFILLMENT
FOR THE**

DEGREE OF MASTER OF SCIENCE

BY

ABDEL-RAHMAN ABDEL-LATIF EL-EMAWY

B. Sc. in Electrical Engineering

Under the Supervision of

Prof. Dr. M. N. SALEH

Dr. A. ZEKRY

Dr. M. EL-KOOSY

**ELECTRONICS AND COMPUTER ENGINEERING DEPARTMENT
FACULTY OF ENGINEERING
AIN SHAMS UNIVERSITY**

1986

APPROVAL SHEET

The Thesis on
INTEGRATED RESISTORS ON POLYCRYSTALLINE
SILICON

By
ABDEL-RAHMAN ABDEL-LATIF EL-EMAWY

Approved by

Prof. Dr. E. A. TALKHAN
Cairo University

(.....)

Maj. Gen. Dr. W. H. ABO-ELSHOHOUD
Armament Authority

(.....)

Prof. Dr. M. N. SALEH
Ain Shams University

(.....)

Committee in charge



ACKNOWLEDGMENT

I would like to express my sincere appreciation to Professor Dr. M. Nabil Saleh for his continuous encouragement, best direction, moral support and critical reading of the manuscript.

Great thanks to Dr. Hany F. M. Ragaie for his valuable suggestions, continuous guidance in the experimental work, precise suggestions and discussions, and for supplying me with all available facilities and materials.

Special thanks and gratitude are extended to Dr. Abdel Halim A. Zekry for his enthusiastic guidance, great help, valuable suggestions and discussions in the experimental work, great help in the analysis of the results and precise reading and corrections of the manuscript.

Special appreciations to Dr. Mohammad A. Elkoosy for his direction, literature support, continuous discussions and useful suggestions, very nice help in analyzing the results, which all greatly helped in the accomplishment of this work.

4

INTEGRATED RESISTORS ON POLYCRYSTALLINE
SILICON

ABSTRACT

Polycrystalline silicon films has recently many important applications in integrated circuit technology. Films with high resistivity and small dimensions, therefore, have been widely employed as resistors in both BJT and MOS technologies and promise to be one of the most significant elements in the coming era of VLSI.

This research investigates polycrystalline silicon technologies, properties, conduction models, and applications in integrated resistors.

The different deposition methods of polycrystalline silicon are discussed and the optimal method is introduced with a suggested LPCVD reactor. Both physical and electrical properties of polycrystalline silicon films are reviewed.

The different electronic conduction models are discussed in detail to select the suitable conduction model with the available polycrystalline silicon wafers in IC'S laboratory at Ain Shams University. The large grain model is applied in this work.

The different methods for measuring the sheet resistance are introduced and discussed. The concepts and processing parameters for polycrystalline silicon resistors are given.

The technology processes for sheet resistance patterns and integrated resistors are carried out on both single

7

crystal and polycrystalline silicon wafers in IC's laboratory at Ain Shams University by using the masks which we have designed and fabricated.

Finally, the results of measurements are interpreted, and based on the comparison between sheet resistance measuring methods, the more accurate methods for single and polycrystalline silicon are introduced. The important parameters of single and polycrystalline silicon integrated resistors are measured and interpreted.

CONTENTS

	<u>Page</u>
<u>I. POLYCRYSTALLINE SILICON TECHNOLOGIES</u> <u>AND PROPERTIES</u>	1
I.1. Introduction	1
I.2. Chemical Vapor Deposition (CVD)	2
I.2.1. Atmospheric-Pressure CVD	4
I.2.2. Low-Pressure CVD	5
I.2.2.1. LPCVD System Description	6
I.3. Physical Properties of Polycrystalline Silicon Films	9
I.3.1. Effect of Deposition Temperature on Film Structure	10
I.3.2. Effect of Gas Composition on Film Structure	13
I.3.3. Effect of High-Temperature Annealing on Film Structure	15
I.3.4. Effect of Doping on Film Structure	17
I.4. Electrical Properties of Poly- crystalline Silicon Films	19
I.4.1. Carrier Concentration Dependence on Doping Concentration	19
I.4.2. Mobility Dependence on Doping Concentration	21
I.4.3. Mobility Dependence on Temperature	22
I.4.4. Resistivity Dependence on Doping Concentration	24
I.4.5. Resistivity Dependence on Temperature	25

7

CONTENTS (Cont)

	<u>Page</u>
<u>II. CONDUCTION MODELS FOR POLYCRYSTALLINE</u>	
<u>SILICON FILMS</u>	27
II.1. Introduction	27
II.2. Carrier Trapping at The Grain Boundary	28
II.2.1. Barrier Height, Fermi Level, and Carrier concentration	29
II.2.2. Current Transport Mechanism, Conductivity and Mobility	33
II.2.3. Limitations of SETO's Model	35
II.3. Modified Versions of SETO's Model	36
II.3.1. Modified Model of Trapping States Energy Distribution	36
II.3.2. Modifications for Polysilicon with Large Grains	39
II.4. Impurity Segregation in Polysilicon Films	44
II.4.1. Dependence of Carrier Concentration on Annealing Temperature	44
II.4.2. Dependence of Hall Mobility on Annealing Temperature	46
II.4.3. Dependence of Resistivity on Annealing Temperature	48
II.5. Modified Model for The Grain Boundary	50
<u>III. THEORY OF RESISTIVITY MEASUREMENTS</u>	57
III.1. Introduction	57
III.2. Resistivity Measurement by Four-Point Probe Method	57

Σ

CONTENTS (cont)

	<u>Page</u>
III.2.1. Resistivity of Rectangular Sample	62
III.2.2. Resistivity of Circular Sample	63
III.2.3. Measurement of Body Resistivities on Thin Samples	63
III.3. Resistivity Measurement by Van der Pauw's Method	65
III.3.1. Resistivity Measurement of a Flat Sample of Arbitrary Shape	66
III.3.2. Errors in Van der Pauw's Method	68
III.4. Other Methods for Resistivity Measurement	70
III.4.1. Resistivity Measurement by The Greek Cross Method	70
III.4.2. Resistivity Measurements by Infinite Sheet Method	73
III.4.3. Resistivity Measurement by Circular Sheet Method	74
III.4.4. Resistivity Measurement by Three Resistors Method	75
III.5. Integrated Resistors	77
III.5.1. Configurations of Integrated Resistors	78
III.5.2. Geometries of Integrated Resistors	81
III.5.3. Concept of Integrated Resistors	81
III.5.4. Polycrystalline Silicon Resistors for Integrated Circuits	86

CONTENTS (Cont)

	<u>Page</u>
IV. <u>DESCRIPTION OF TECHNOLOGICAL PROCESSES</u>	88
IV.1. Introduction	88
IV.2. Mask Design and Realization	89
IV.2.1. Mask Layout Rules	92
IV.2.2. Mask Specifications	97
IV.3. Technological Processes for Sheet Resistance Measuring Patterns and Integrated Resistors	102
IV.3.1. Wafers Preparation	102
IV.3.2. Preoxidation Cleaning Procedures	104
IV.3.3. Thermal Oxidation (Field Oxide Growth)	106
IV.3.4. Photoengraving of The Diffused Windows	110
IV.3.5. Planar BN Disc Diffusion	115
IV.3.6. Thermal Oxide Growth of Contact Windows	118
IV.3.7. Photoengraving of The Contact Windows	119
IV.3.8. Diffusion of The Contact Windows	119
IV.3.9. Etching of The Back Surface Oxide	119
IV.3.10. Metallization	120
IV. .11. Contact Pattern Definition	122
IV.3.12. Back Surface Metallization	123
IV.3.13. Annealing (Aluminum Sintering)	123
V. <u>EXPERIMENTAL RESULTS AND ANALYSIS</u>	124
V.1. Introduction	124

CONTENTS (Cont)

	<u>Page</u>
V.2. Comparison between Polysilicon and Single Crystal Silicon Sheet Resistance (R_s)	121
V.2.1. Measurement of R_s by Van der Pauw's Structures	125
V.2.2. Measurement of R_s by Greek Cross Structures	127
V.2.3. Measurement of R_s by Infinite Sheet Method	129
V.2.4. Measurement of R_s by Circular Sheet Method	130
V.2.5. Measurement of R_s by 3-Resistors Method	132
V.2.6. Measurement of R_s by Four-Point Probe Method	133
V.2.7. Discussion of The Different R_s -Measuring Methods	134
V.3. Comparison between Measured and Calculated Values of Polysilicon and Single Crystal Silicon Resistors	136
V.4. Characterization of Polyilicon and Single Crystal Silicon Resistors	139
V.4.1. I-V Characteristics of Polysilicon and Single Crystal Silicon Resistors	140
V.4.2. Dependence of The Resistance on The Applied Voltage	145
V.4.3. Dependence of The Resistance on Temperature	148

CONTENTS (Cont)

	<u>Page</u>
CONCLUSIONS AND RECOMMENDATIONS	155
REFERENCES	157
ARABIC SUMMARY	

12

chapter 1

POLYCRYSTALLINE SILICON TECHNOLOGIES AND PROPERTIES

c/

CHAPTER I

POLYCRYSTALLINE SILICON TECHNOLOGIES AND PROPERTIES

I.1. Introduction

For many years, epitaxial layers of silicon have been grown on single crystal silicon substrates by chemical vapour deposition. The deposition temperature for single crystal growth ranges between 1000° to 1300°C for the silane (SiH_4) or silicon tetrachloride (SiCl_4) processes. If the deposition temperature is lowered, or if the silicon substrate is amorphous instead of being single crystal, the resulting deposit of silicon is polycrystalline rather than single crystal.

Two types of chemical vapour deposition (CVD) reactors are used for deposition of polycrystalline silicon (polysilicon) films. The atmospheric pressure reactors (APCVD), and the low pressure reactors (LPCVD).

Polysilicon has been introduced in many important applications in integrated circuit technology. During the last decade, heavily doped polysilicon films have been used as interconnection lines and as gate electrodes in silicon-gate MOS integrated circuits. Lightly-doped films, on the other hand, have been used in the fabrication of high-voltage planar devices and high-value resistors in static memory circuits. Other applications include low-cost solar cells, source for dopant diffusion, and dielectric isolation between active devices [1].

Because of these various applications, a thorough understanding of the physical properties of polysilicon films is

essential. In the following, the different technological methods for depositing polysilicon films will be presented. Also, the structural and electrical properties of these films will be discussed in detail.

I.2. Chemical Vapour Deposition (CVD)

Polysilicon films are generally prepared by either vacuum evaporation of silicon on heated substrates [2,3] or chemical vapour deposition [4,5,7,10-18].

Silicon tetrachloride (SiCl_4), trichlorosilane (SiHCl_3), dichlorosilane (SiH_2Cl_2) and silane (SiH_4) are widely used as silicon sources for silicon film deposition in semiconductor industry. Equilibrium reaction efficiency (i.e. percentage of silicon from a chlorosilane that deposits as solid silicon) depends on the reactant concentration, temperature and pressure [5]. Due to higher costs of SiH_4 and SiH_2Cl_2 , SiHCl_3 and SiCl_4 are preferred for low cost deposition processes. However more recent applications favor the use of silane (SiH_4) or dichlorosilane (SiH_2Cl_2) because of their lower reaction temperatures and better nucleation. Fig. 1.1 shows the normalized deposition rates from the three gases as functions of reciprocal temperature in hydrogen carrier gas [4].

Most polysilicon films are deposited in hydrogen or nitrogen as carrier gases. Other inert gases have been used with silane, especially at the lower temperatures. The deposition system generally operates with a continuous flow of gas over the wafer surface. The silicon-containing gas comprises