

وَمَا لَكُمْ

✓

MASTER OF SCIENCE

52423

621,381,528
5. I

under the supervision of

PROF. HANI F. RAGAIE



TO MY FAMILY

STATEMENT

This dissertation is submitted to Ain Shams University for the degree of Master of Science in Electrical Engineering.

The work included in this thesis was carried out by the author in the Department of Communication & Electronic, Ain Shamas University.

No part of the thesis has been submitted for a degree qualification at any other University or institution.

Date : 26/3/96

Signature : Somia Kayed

Name : Somia Kayed

ACKNOWLEDGMENT

All gratitude is due to **ALLAH**

I wish to express my deepest appreciation to Prof. HANI F. RAGAIE for continuous support, follow up, and indispensable guidance throughout this thesis.

I also wish to express my great gratitude to the teaching assistants in the " Integrated Circuits Laboratory, Faculty of Engineering, Ain Shams University ". I would like to mention particularly Eng. Mohamed A. Ibrahim and Eng. Mona M. Ahmed for their cooperation and valuable suggestions. Also, Eng. Alaa EL-Deen EL-Raey for his great help in computer software programs which were effective for developing this work.

Special thanks go to Prof. F. A. SOLEMN, head of electronic Dept., Nuclear Materials Authority for his feelings, and valuable assistance to overcome problems faced me during this work.

in Shams University
Faculty of Engineering



Name : Somia Ismail Kayed
Thesis : Differential Pass Transistor Logic Circuits
Degree : Master of Science

Examiners Comittee :

Name, Title & Affiliation

Signature

- 1- El - Sayed M. Saad
Prof. at the faculty of Engineering,
Electronics Dept.,
Helwan University.
- 2- Adel E. El - Hannawy
Prof. at the faculty of Engineering,
Electronics and Communication Eng. Dept.,
Ain Shams University.
- 3- Prof. Hani F. Ragaie
Prof. at the faculty of Engineering,
Electronics and Communication Eng. Dept.,
Ain Shams University.



Date / 3 / 1996

ABSTRACT

Name : Somia Ismail Kayed

Thesis title: Differential Pass Transistor Logic Circuits

Employer address: Nuclear Materials Authority

The n-type metal oxide semiconductor (NMOS) Pass-Transistor Logic (PTL) results in substantial area and speed improvements (0.5Ghz, $1800\mu\text{m}^2$) compared to gate logic implementations (0.75Ghz, $2660\mu\text{m}^2$). Conventional CMOS pass-transistor logic results in only moderate area and speed improvements when compared to CMOS gate logic.

In both NMOS and CMOS PTL techniques, however, the problem of noise immunity limits applications which suffer from relatively low logic swings. The high frequency switching of many densely-packed VLSI logic circuits produces significant noise. Noise voltages, typically induced in signal nodes by such mechanisms as capacitive coupling, can degrade system performance through increased logic settling times and even produce faulty circuit operation.

As a result, we need alternative pass-transistor configurations that directly address noise-immunity. Differential Pass Transistor Logic (DPTL) is a powerful configuration in CMOS technology. Its differential inputs is passed to the differential outputs on condition of the control signal. The two differential outputs are used to drive differential buffers. SPICE simulations are used to compare conventional and differential logic on the basis of size and speed. Layouts are used to estimate area needed in both cases using the $2\mu\text{m}$ technology. DPTL is the fastest (2.8 GHz) at all supply voltages including low voltage operations. The power-delay product, which is equivalent to the energy required to perform the needed function, is the lowest in DPTL implementations. Using the DPTL standard cell approach,

the universal, combinational, sequential, and computational circuits are implemented in $2\mu\text{m}$ technology.

Key words :

Pass transistor (PT), Transmission gate (TG), Differential Pass Transistor Logic (DPTL).

