1874114

DESIGN AND REALIZATION $\label{eq:converter}$ Of a low level current to frequency converter $(1E-13A \quad TO \quad 1E-8A)$

A THESIS
SUBMITTED IN PARTIAL FULFILMENT
FOR THE

DEGREE OF MASTER OF SCIENCE



BY

ISMAIL MOHAMMED HAFEZ ISMAIL

B. Sc. IN ELECTRICAL ENGINEERING

25228

UNDER THE SUPERVISION OF

PROF. DR. M. N. SALEH

9.77

DR. A. EL - HENNAWY

ELECTRONIC AND COMPUTER DEPARTEMENT
FACULTY OF ENGINEERING
AIN SHAMS UNIVERSITY
1987

APPROVAL SHEET THISES ON

DESIGN AND REALIZATION OF LOW LEVEL CURRENT TO

FREQUENCY CONVERTER

(1E-13A TO 1E-8A)

BY

ISMAIL MOHAMMED HAFEZ ISMAIL

HAS BEEN APPROVED BY

PROF.DR.A-E.TALKHAN CAIRO UNIVERSITY

1al 1

PROF.DR.I.EL-DOKKAN MENOFIA UNIVERSITY El Dolcany

PROF.DR.NABIL SALEH AIN SHAMS UNIVERSITY



SUMMARY

The very low level current measurement (1 Ec-13A) requires a high input impeadance amplifier, generally using an improved MOSFET and a high value resistor (=1E12 ohm). An improved current to frequency converter (CFC) fully integrated in NMOS technology is presented in this thesis. This converter uses the switched capacitor technique. This version is characterized by better topology of devices, wider dynamic range of frequency and the incooperation of circuitry that detects the saturation of the 1/F characteristics and then enforces a range change which effectively moves the current measurement points towards the linear portion of the characteristics.

In CHAPTER 1, we recall the MOS processing (material, oxidation, diffusion, masking, etching, scribing and fabrication), structure and characteristics. We also intoduce a formulation of the MOSFET capacitor in its different modes of operation.

We present also in this chapter the methods of very low level current measurements, the different sources of leakage currents in MOS devices and the precautions to be considered for the compensation or the minimization of this leakage which enables the very low level current measurements at a very good resolution accuracy and linearity.

In CHAPTER 2, we explain a new accurate, sensitive and linear current to frequency converter (CFC) and present a detailed study of the analysis and design considerations for the different blocks constructing it. We have proposed models for predicting the performance and characterizing these building blocks. These models take into account all restrictions and limitations associated with the MOSFET VLSI

In CHAPTER 3, we introduce the different precautions to be considered when preparing the test samples, to guarantee the lowest possible level of leakage current during measurements. We present our results of simulation, discuss and compare it with experimental results performed on an old version of CFC. Our results revealed that:

- a) Lower limit of current measurement is related to the uncompensated leakage current created at the input of the current controlled oscillator,
- b) The suplementary current is related to the proximity effect,
- c) The frequency jump in the CFC transfer function is not related to the OPAMP oscillation due to instability as was believed to be, but is related to the threshold voltage instability of the MOSFET's used in the 1/F resistance and,
- d) Frequency saturation of the CFC characteristics is not related to the deviation from the exponential c/c's of the exponential current generator, but is related to the relatively long delay of the double bistable multivibrator used in the current controlled oscillator.

We finally propose:

- a) Using low leakage MOSFET techniques,
- b) Using deposied and diffused guard rings between the channel of the first MOSFET and the source of the second MOSFET used in the R(F) resistance,

- $_{\odot})$. New techniques to compensate for the carrier heating in the R(F) resistance and,
- 3) the use of more advanced technology (CMOS, MOS/SOS or CMOS/SOS).

LIST OF CONTENTS

CHAPTER 1. MOSFET STRUCTURE, PROCESSING AND DIFFERENT
TECHNIQUES OF LOW LEVEL CURRENT MEASUREMENTS
Intoduction
1.1 MOSFET structure and characteristics1
1.2 MOSFET processing4
1.2.1 SILICON: Material, Oxidation, Diffusion4
1.2.2 Masking and Etching9
1.2.3 Scribing process11
1.2.4 Technology of fabrication12
1.3 MOS capacitor12
1.4 Different techniques of low level current
measurements applicable for MOS technology17
1.4.1 Sources of leakage currents17
a.Oxide leakage17
1.Volume oxide bulk leakage17
2.Surface oxide leakage17
b.Junction leakage currents21
1.4.2 Possibility of low level current measurements23
a. Using an amplifier and a resistance23
b. MOSFET logarithmic amplifier23
c. Amplifier with a MOS lateral-bipolar transistor26
d. Current amplifier26
e. Hot carrier injection into the isolation layer28
CONCLUSIONS 29
CHAPTER 2. DESIGN AND CHARACTERIZATION OF A VERY LOW
CURRENT TO FREQUENCY CONVERTER
INTRODUCTION30

2.1 Current to frequency converter design and
characteristics30
2.1.1 Conversion technique30
2.1.2 Loop stability32
2.1.3 Compensation of input leakage current32
2.2 Design of the current to frequency converter34
2.2.1 Input differential amplifier34
1. Transfer characteristics of MOSFET inverter34
2. Effect of the back bias on transfer
chacacteristics37
3. Design and Analysis of MOSFET operational
amplifier39
a. First stage39
b. Second stage43
c. Buffer and Level shifting stage45
d. Referance voltage generator46
e. Study and calculation of the amplifier
stability48
1. Oxide capacitance per unit area50
2. Source substrate capacitance of DMOS load51
3. Source and drain overlapping capacitance51
2.2.2 Voltage to frequency converter (VFC)51
1. EXPONENTIAL CURRENT GENERATOR (EXP)53
<pre>a. P_Type semi_conductor of doping level N A</pre>
in the depletion mode53
b. Device equations including weak inversion
effects57
c. Design of the exponential current generator
utilizing the MOSERT in a differential scheme62

-

1. Reference voltage generator design	62
2. MOSFET amplifier	64
2. Current to frequency converter (CFC)	65
a. Design of double bistable multivibrator (DBM)	65
1. Design of first stage of DBM	67
2. Design of second stage of DBM	69
3. Design of buffer stage	71
b. Design of the MOSFET string potential devider	71
c. Design of high threshold comparator	72
d. Design of low threshold comparator	74
e. Design of switches and capacitor	
2.2.3 Frequency controlled resistor R(F)	75
2.2.4 Range changing circuit	78
2.2.5 Delay calculations of MOSFET inverter	79
1. Rise time calculation (EMOSFET load)	82
2. Delay time calculation (EMOSFET load)	84
3. Rise time calculation (DMOSFET load)	84
4. Delay time calculation (DMOSFET load)	85
CONCLUSIONS	0.5
Will take the stream of the stream that the st	- 86
CHAPTER 3. PRECAUTIOS AND CAD SIMULATION RESULTS	
INTODUCTION	87
3.1 PRECAUTIONS FOR THE MEASURING SCHEME	87
3.1.1 Precautions taken on the IC level	-87
3.1.2 Precautions taken on the casulation level	- 89
3.1.3 Precautions taken on the printed circuit	-93
3.2 EXPERIMENTAL CHARACTERISTICS OF THE (CFC)	-93
2 2 CIMITAMIAN DEGITMC	0.6

3.3.1 Source to drain resistance in the different	
modes of operation	96
3.3.2 Simulation results of the operatioal amplifier	100
3.3.3 Simulation results of the channel depth	
variation	112
3.3.4 Simulation results of the exponential current	
generator	123
3.4 SIMULATRION OF THE CFC GEOMETRY	126
3.4.1 MOSFET operational amplifier	126
3.4.2 Voltage to current converter stage	129
3.4.3 Double bistable multivibrator calculations	130
3.4.4 Frequency controlled resistor R(F)	133
3.4.5 CFC specification calculations	134
3.5 DICUSSION	135
3.5.1 Low frequency range	135
3.5.2 High frequency range	135
3.5.3 Supplementary current	137
CONCLUSIONS	
CHAPTER 4. CONCLUSION	140
REFERENCES	

ACKNOWLEDGEMENT

I wish to express my deepest gratitude to my Prof. Dr. Nabil Saleh whose guidance and encouragement were the power behind accomplishing this work.

And I would like to express my appreciation and thanks to Dr. Adel Ezzat El Hennawy, who devoted a great deal of his time helping, guiding and encouraging me through this work.

And also I want to thank all my collegues in the Electronics and Communications Department, who helped me a great deal to achieve this thesis.

CHAPTER I

MOSFET STRUCTURE, PROCESSING
AND DIFFERENT TECHNIQUES OF
LOW LEVEL CURRENT MEASUREMENTS

Introduction

An improved current to Frequency Converter (CFC) fully integrated in NMOS technology is presented in this thesis. We first recall the MOSFET structure, characteristics and processing. We also formulate the MOS capacitor in the different modes of operation.

We study afterwards the different sources of leakage in MOS devices (oxide bulk, oxide boundaries, oxide surface and junction leakage currents) and explain the precautions to be considered for the compensation or the minimization of these leakage currents ($< 10^{-15}$ A). These precautions make it possible to measure the very low level currents at a very good resolution, accuracy and linearity. We finally present new techniques compatible with the **MOSFET** technology and the scaling down trends for measuring the very low level currents. This study is very important for :

- a) The choice of the optimal method to be used for the leakage compensation.
- b) Enlarging as possible the dynamic range of measurement.
- c) The improvement of the device sensitivity, resolution and linearity.
- d) obtaining the best quality to price ratio.
- e) Improvement of the device reliability and reproducibility.

1.1 MOSFET STRUCTURE AND CHARACTERISTICS

The metal-oxide-semiconductor field effect transistor or MOSFET consists as shown in fig. (1-1) of: Source S, drain D and gate G. The gate electrode is separated from the channel by a thin layer of SiO_2 . p and N type channel MOSFET's are commercially available. As will be shown below, the N-type is of great commercial importance. Depending on the mode of operation we can classify the MOSFET into two families:

Enhancement mode **EMOSFET** and, Depletion mode **DMOSFET**.




FIG.(1-1 A)

EMOSFET STRUCTURE





FIG.(1-1 B)

EMOSFET SYMBOL



EMOSFET CHARACTERISTIC





FIG.(1-2 A)

DMOSFET STRUCTURE



FIG(1-2 B)

DMOSFET SYMBOL




FIG.(1-2 C)

DMOSFET CHARACTERISTIC

In Fig. (1-1) (N-type **EMOSFET**), a conducting channel is created between the source and the drain by the gate voltage; an induced electric field is established between the gate and the P-type substrate perpendicular to the SiSiO₂ interface. With a small positive gate voltage, holes in the adjacent P-material are repelled out and a depletion layer is formed. At a slightly more positive voltage, an inversion layer of mobile electrons is formed. The surface conductivity has then been "enhanced", and the transistor is therefore "turned on", and current can flow between source and drain.

In the DMOSFET, a thin lightly-doped conducting layer is implanted into the channel region (see Fig. (1-2. a)). In the absence of gate voltage, the channel is conducting and the MOSFET is on. When the gate is biased by a positive voltage, the channel conductivity is enhanced and a greater current is then allowed to flow from the source to drain. The contrary is true when biasing the gate by a negative voltage. This can be shown in Fig. (1-2. c). The symbol of the DMOSFET is shown in Fig. (1-2. b). We observe that the characteristic curves of the DMOSFET are similar to those for the EMOSFET with the added flexibility of permitting positive or negative control gate voltages.

The MOSFET current I_{Ds} is related to the drain, gate and threshold voltages V_{Ds} , V_{Gs} and , V_{T} respectively, in the different regions of operation , by :

$$I_{Ds} = \mu C_{ox} \frac{Z}{L} \left[(V_{Gs} - V_{T}) V_{Ds} - \frac{V_{Ds}^{2}}{2} \right], V_{Ds} < V_{Gs} - V_{T}$$

$$I_{Ds} = \mu C_{ox} \frac{Z}{L} \frac{[V_{Gs} - V_{T}]^{2}}{2(1 - \frac{\Delta L}{L})}, V_{Ds} \ge V_{Gs} - V_{T}$$

where

 Δ l is the pinch off region length given by:

$$\triangle 1 = k \left[\frac{V_{Ds}}{V_{Gs} - V_{T}} - 1 \right]^{2/3}$$

$$k = \left[\frac{9}{4} \frac{L \text{ do hox } \mathcal{E}_s}{\mathcal{E}_{\infty}} \right]^{1/3}$$