



AIN SHAMS UNIVERSITY
FACULTY OF ENGINEERING

MODELING AND PERFORMANCE EVALUATION OF
MICROPROCESSOR ARCHITECTURES



A THESIS
SUBMITTED IN PARTIAL FULFILLMENT
OF THE REQUIREMENTS OF
THE DEGREE OF THE MASTER OF SCIENCE
IN ELECTRICAL ENGINEERING
(COMPUTER & SYSTEMS ENG.)

621-38195
M.A.

BY

ENG. MANAL ABDEL_AZIZ ALY

45171



SUPERVISED BY

PROF. DR. MOHAMED ADIB RIAD GHONAIMY

DR. NASHAT EL_KHAMEISY AL_GHITANY

CAIRO
1992



EXAMINERS COMMITTEE

The undersigned certify that they have read and recommend to the faculty of Engineering , Ain Shams University for acceptance a thesis entitled " MODELING AND PERFORMANCE EVALUATION OF MICROPROCESSOR ARCHITECTURES " submitted by ENG. MANAL ABDEL AZIZ ALY in the Computer and Systems Engineering for the degree of Master of Science in Computer Engineering.

1 - Prof. Dr. AHMED AZIZ KAMAL



Professor of Electronic Engineering
Cairo University

2 - Prof. Dr. Osman Badr



Professor of Computer Engineering
Ain Shams University

3 - Prof. Dr. M. Adib Ghonaimy



Professor of Computer Engineering
Ain shams University

[illegible][illegible]

تاریخ: ۱۳۹۵/۰۵/۰۵
محل: تهران، خیابان ولیعصر، پلاک ۱۰۰
موضوع: درخواست صدور مجوز

[illegible]

١ - **المشاور** : هو الذي يمشي في الأسواق ويتجسس على الناس ويخبرهم بما يسمعون من كلامهم. **المشاور** : هو الذي يمشي في الأسواق ويتجسس على الناس ويخبرهم بما يسمعون من كلامهم. **المشاور** : هو الذي يمشي في الأسواق ويتجسس على الناس ويخبرهم بما يسمعون من كلامهم.

: १३७

1/11/2661 : 10/11/2661

١٤٧٦/١١/٠١ : تاريخ

• اجتماعات الشباب

مفتی رحمت اللہ علیہ : حضرت مولانا محمد رفیع الدین صاحب دہلی

١٠ | ٩ | ٨ | ٧ | ٦ | ٥ | ٤ | ٣ | ٢ | ١

[illegible]

سید علی حسینی
کتابخانه

Ain Shams University

Faculty of Engineering

Departement of computer and system Engineering

M.Sc. Thesis submitted by: Eng./Manal Abdel Aziz aly

Title: Modeling and performance Evahuation of microprocessor
Architectures.

superuisors: 1- Prof. M.A.R.Ghonaimy

2- Dr. Nashaat El-Khameesy

Registration Date: 10 - 11 - 1986

Exam. Date: 1-11-1992

Research Summery

This research is concerned with study and analysis of how to match a workload onto a microprocessor to enhance performance. For this purpose, the sequence of research is as follows:

- 1- Study and analysis of different types of microprocessors indicating its suitability for different applications and how this is reflected on its architectures.
- 2- Study the basis for modeling microprocessor at different levels and apply this on a general purpose microprocessor(Transputer) as an example.
- 3- Study methods for performance evaluation of microprocessors and how to measure and obtain it from the model.

Simulation was used to represent the model and its performance in the computer. In this research, we used the Network II.5 as a simulation tool. Network II.5 permits a flexible change in the model parameters to measure some performance metrics.

The evaluation methodology can be summerized in terms of three main attributes. These are: hardware model, and performance model.

First, the hardware model refers to the set of assumptions, rules and methods of represeuting the physical hardware components into a studied model.

Second, the software model is a description of a specific criterion defin~~ing~~ing which software programs should be used to test the hardware, as well as defin~~ing~~ing how such sw. benchmarks are mapped into a form comp~~atible~~patible to the use~~r~~ for evaluation.

Third, is the performance model which defines the set of performance metrics as well as any targeted performance parameters of the tested Hw.

STATEMENT

This thesis is submitted to Ain Shams University for the Degree of Master of Science in Computer Engineering.

The work included in this thesis is carried out by the author in Department of Computer and Systems Engineering , Ain Shams University.

No part of this thesis has been submitted for a degree or a qualification at any other University or Institution.

Date : 1/11/1992
Signature : Manal Abdel Aziz.
Name : Manal Abdel Aziz

ACKNOWLEDGEMENT

I would like very much to express my deep and sincere gratitude to the supervisor prof. **Dr. M. Adib Riad Ghonaimy** for his continuous encouragement throughout this work.

I thank him for his valuable advises and constructive guidance and support.

I am sincerely grateful to the co_supervisor **Dr. Nashat E. Al_Ghitany** for his supervision to the program of work leading to this thesis.

I am also very grateful to **Eng. Said Abdel Kader** the Deputy Minister of Industry , Chairman of The General Organization For Industrialization G.O.F.I. , and the Chairman of Productivity & Vocational Training Dep.

He gives his support and kind attitude in every step leading to this work.

My thanks also for **Eng. Badran M. Badran** the Chairman of the Industrial Design Development Center I.D.D.C. , **Eng. Samira Ammar** the Director of the electronic sector , and **Eng. Shadia Bekheit** the Directory of the Microprocessor Lab. Also for all my college.

ABSTRACT

Throughout this thesis a number of problems regarding the performance evaluation of microprocessors have been encountered; along a targeted model of the Transputer. These include the limitations associated with analytical queuing modelling when the too complex interaction between the different hardware resources exist .

Secondly, the problem of developing a flexible evaluation model which avoids the common problems with current benchmarks being biased to a certain architecture other than the other.

Consequently, this research has conducted an indepth study covering the recent architectural trends and performance evaluation techniques . A flexible evaluation model has been developed of three major attributes ; the hardware (HW) ; the software (SW) ; and the performance . In this model the HW-model presents an easily modifiable simulation model for the Transputer at the micro - architecture level . The SW-model is the mapping model to the workload activities being translated according to the simulation instruction of the HW-model . A number of

i

performance metrics including execution time, speed up gain, utilization, average instruction time, bus traffics, and memory request weight have been defined for evaluation. The performance model has established an evaluation criterion based on the correlation between the simulation results of a number of modifications made on the actual reference model .

The work done in this research while tries proven and verified evaluation methodology that can be employed on similar processor; has also come up with other contributions . A number of possible enhancements in the Transputer architecture has been examined along its effects on the overall performance of the current Transputer design . Results have proven that both the serial-link (SL) and the main processor (MP) components are the critical items for enhancements . A speed up of 10 - 15 times the cycle time of the MP as well as 3 times the band width of the SL would raise the overall performance figures by a factor of 2 . Investments in other components have not proven well justified performance gain . Balanced utilization of different components has also been measured yielding the recommendation of a bounded computational to input/output ratio between 40% - 60% .

CONTENTS

	Page
Abstract	i

CHAPTER I : INTRODUCTION

1.1	Overview	1
1.2	Research structure	4

CHAPTER II : BACKGROUND MATERIAL

2.1	Microprocessor Architectural Trends: An Overview ..	8
2.1.1	Indirect-Execution Architectures	12
2.1.1.1	Reduced Architectures	12
2.1.1.2	Complex Architectures	16
2.1.2	Direct-Execution Architectures	21
2.2	Performance Evaluation	23
2.2.1	Evaluation Techniques/Methodologies	26
2.3	Benchmarking	34
2.3.1	Studying the Classics	37
2.3.2	Why we need new ones ?	38
2.4	Simulation and Modeling	43

2.4.1	Computer Simulation	44
2.4.2	Types of Simulation	45
2.4.3	Continuity of Simulation	45
2.4.4	Levels of Simulation	46
2.4.5	Purpose of Simulation	47
2.4.6	Classes of Simulators	48

CHAPTER III : PROBLEM FORMULATION

3.1	What problem to be faced throughout this research..	51
3.2	Main Objectives	54
3.3	Alternative Approaches	55
3.4	NETWORK II.5 Review	57
3.4.1	Why NETWORK II.5 ?	57
3.4.2	NETWORK II.5 Description	59

CHAPTER IV : MODEL DESCRIPTION

4.1	Simulation Methodology	67
4.1.1	Description of the Simulation Methodology	68
4.1.2	Main Assumptions and Rules	72
4.1.3	The Simulation Procedures	73
4.2	Hardware Model	75
4.2.1	Transputer Physical Model	75
4.2.2	Simulation Model of the T414 Transputer	83

4.3	Software Model	88
4.3.1	Benchmarking Transformation	88
4.3.2	Mapping of the Transputer Instructions	89
4.3.3	Description of the Transputer Software Model	91
4.4	Performance Model	96
4.4.1	The Selection Criterion of the Performance Metrics	96
4.4.2	Performance Metrics	98

CHAPTER V : THE RESULTS

5.1	Results of the Reference Model	105
5.1.1	Effect of Loading the Reference Model on the Utilization	105
5.1.2	Effect of Loading the Reference Model on AIT	109
5.2	Effect of Changing Hardware Modification on Performance	113
5.2.1	Effect of Changing the Cycle Time of processing Element	113
5.2.1.1	At 67.8% Arithmetic Instructions	113
5.2.1.2	At 83.5% Arithmetic Instructions	118
5.2.2	Effect of Changing the Word Access Time of Storage Devices	122
5.2.2.1	Changing the Word Access Time of Extmem	122
5.2.2.2	Changing the Word Access Time of Intmem	126

✓

5.2.3	Effect of Changing the Cycle Time of Transfer Devices	130
5.2.3.1	Changing the Cycle Time of Extbus	130
5.2.3.2	Changing the Cycle Time of Intbus	133
5.2.3.3	Changing the Cycle Time of SL	139
5.3	Effect of Changing the Cycle Time of the Resources on the Average Execution Time (AIT)	144
5.3.1	Effect of Changing the Cycle Time of Processing Elements	144
5.3.2	Effect of Changing the Word Access Time of the Storage Devices	146
5.3.2.1	Changing the Word Access Time of Extmem	146
5.3.2.2	Changing the Word Access Time of Intmem	149
5.3.3	Effect of Changing the Cycle Time of the Transfer Devices	149
5.3.3.1	Changing the Cycle Time of Extbus	149
5.3.3.2	Changing the Cycle Time of Intbus	152
5.3.3.3	Changing the Cycle Time of SL	152
5.4	Evaluation of Speed_up Enhancement	156
5.4.1	Effect of Changing the Cycle Time of the Processing Elements	156
5.4.1.1	At 67.8% Arithmetic Instructions	156
5.4.1.2	At 82.5% Arithmetic Instructions	158
5.4.2	Effect of Changing the Word Access Time of the Storage Devices	158