



**AIN SHAMS UNIVERSITY
FACULTY OF ENGINEERING
CAIRO-EGYPT**

Electronics and Communications Engineering Department

INNER CHANNEL CODEC FOR DVB-T

A thesis

Submitted in partial fulfillment of the requirement of the
MASTER OF SCIENCE in
ELECTRONICS AND COMMUNICATIONS ENGINEERING

by

Dina Mohamed Hussein Mousa

Engineer in the Electronics and Communications Eng. Dept.
Modern Academy for Engineering and Technology

Supervised by

Prof. Dr. Abdelhalim Abdelnabi Zekry

Electronics and Communications Engineering Department
Faculty of Engineering, Ain Shams University, Cairo, Egypt

Prof. Dr. Mohamed El-Saied Abd El-Aleim Baioumy

Electronics and Communications Engineering Department
Modern Academy for Engineering and Technology

Dr. Fatma Abd El-kerim Newagy

Electronics and Communications Engineering Department
Faculty of Engineering, Ain Shams University, Cairo, Egypt

Cairo-2018

STATEMENT

This dissertation is submitted to Ain-Shams University in partial fulfillment for degree of Master of Science in Electronics and Communication Engineering.

The work included in this dissertation was carried out by the author at the Electronics and Communications Engineering Department, Ain Shams University.

No part of this dissertation has been submitted for a degree or a qualification at any other university or institute.

Name : Dina Mohamed Hussein Mousa

Signature: *Dina Mohamed Hussein Mousa*

Date: 12 / 3 / 2018

**To My Father,
My Mother,
My Sister,
My Husband,
& My little Farida**

**I present to you this dissertation.
May I by this, express my deepest gratitude and love**

Thanks

**Without you, I could not have reached this successful step
in my life**

Abstract

Dina Mohamed Hussein Mousa

Inner channel codec for DVB-T

Master of Science, Ain Shams University, Faculty of

Engineering, Electronics and Communication

Engineering Department, 2018

Digital video broadcasting terrestrial (DVB-T) is the name of the terrestrial transmission system developed by the DVB Project. DVB-T is running in many countries all over the world.

In communication systems, error correcting codes are used in detection and correction of the transmitted data errors. Convolutional encoding with Viterbi decoding used in the DVB-T system is a powerful process for forward error correction. Convolution code is a sort of error correcting code in which (k-bits) information symbol is to be encoded to (n-bits) data where ($n > k$).

To decode the output data from the inner convolution encoder, a Viterbi decoder is used at the receiver. In 1967, Andrew J. Viterbi resolved and suggested the Viterbi decoding algorithm. It is vastly used as a decoding way for convolutional codes. This algorithm uses trellis structure, which is traced back for decoding the received information. Also, it performs maximum likely hood detection on data that is coded by the convolutional encoder. Viterbi decoding uses trellis diagram to get the output data that is most likely similar to the input sequence coming from the encoder. However, it reduces the complexity by using trellis structure.

At market, almost Viterbi decoders are intellectual property (IP) core with an effective algorithm in the decoding of only one convolutional encoded sequence that is in some way expensive. In addition, the cost for the convolutional encoder and Viterbi decoder are expensive for a specified design because of the patent issue. Therefore, to obtain

convolutional encoder and Viterbi decoder on a field programmable gate array (FPGA) board is so demanding.

This thesis describes the design and implementation of inner convolutional encoder and a soft Viterbi decoder with inner interleaver/de-interleaver of standard DVB-T system (that are essential blocks in digital communication systems) with a constrained length of 7 and a code rate of $2/3$, using Xilinx ISE (Integrated Software Environment) design suite 12.4 and comparing their results with that of the IPcore built-in design on Xilinx ISE design Suite 12.4 program.

The designed channel convolutional encoder and Viterbi decoder follow European Standard ETSI EN 300 744 for digital terrestrial television. Verification of the design is accomplished by loopback and by comparison with the corresponding Xilinx core. Utilization and timing reports of implemented device on Vertex 6 are included.

Key words:

Channel Coding; Convolutional Coding (Inner Coding); DVB-T; Inner Interleaver; Inner deinterleaver; Viterbi decoder.

Thesis supervisor:

Prof. Dr. Abdelhalim Abdelnabi Zekry

Prof. of Electronics and Communications Engineering
Electronics and Communications Engineering Department
Faculty of Engineering
Ain Shams University
Cairo, Egypt

Prof. Dr. Mohamed El-Saied Abd El-Aleim Baoumy

Prof. of Electronics and Communications Engineering
Electronics and Communications Engineering Department
Faculty of Engineering
Modern Academy for Engineering and Technology
Cairo, Egypt

Dr. Fatma Abd El-kerim Newagy

Prof. of Electronics and Communications Engineering
Electronics and Communications Engineering Department
Faculty of Engineering
Ain Shams University
Cairo, Egypt

Dedication

*I would like to dedicate this dissertation to my father **Mohamed Hussein Mousa**, my mother **Manal Kassab** who have been an inspiration throughout my whole life and who have been supportive for all I have achieved. I also dedicate this dissertation to my sister **Nada Mohamed** for her great effort, help and support, and my Husband **Mohamed Hesham** and my daughter **Farida** for their great support and encouragement.*

ACKNOWLEDGMENTS

All gratitude and praise to ALLAH first and last who helps me to complete this work.

I would like to take this opportunity to express my sincere gratitude to Prof. Dr. Abdelhalim Zekry for his advice and guidance. He has provided me numerous valuable suggestions and encouragement.

I would like to thank and appreciate Prof. Dr. Saied Baioumy for putting his trust on me, his insightful remarks, his supervision, valuable consultation and support.

A special thanks and appreciation goes to Dr. Fatma Abd El-kerim Newagy for her supervision, unlimited assistance and helpful comments.

I would also like to thank my family and friends for their motivation, understanding, advice encouragement and their direct and indirect assistance.

Dina Mohamed Hussein Mousa

Table of contents

STATEMENT.....	II
ABSTRACT.....	IV
DEDICATION	VII
ACKNOWLEDGMENTS.....	VIII
TABLE OF CONTENTS	IX
LIST OF FIGURES	XIV
LIST OF TABLES	XVIII
LIST OF SYMBOLS AND ABBREVIATIONS	XIX
CHAPTER 1 : INTRODUCTION.....	2
1.1. Channel Coding	4
1.2. The aim of channel coding.....	5
1.3. Types of Channel coding.....	5
1.3.1. Block Codes	5
1.3.2. Convolutional Codes.....	6
1.4. Research Objectives and Thesis Outline	7
1.5. Publication	8
CHAPTER 2 : CONVOLUTIONAL CODES AND VITERBI DECODING	11
2.1 Encoder structure	11

2.2	Encoder Representations	14
2.2.1	Encoder Generator Representation	14
2.2.2	Tree Diagram Representation	15
2.2.3	State Diagram Representation.....	16
2.2.4	Trellis Diagram Representation	17
2.3	The Viterbi Algorithm.....	19
2.4	Types of Viterbi Decoding:	21
2.4.1	Hard Decision Viterbi Decoding.....	22
2.4.2	Soft Decision Viterbi Decoding	22
2.5	Conclusion.....	24
CHAPTER 3 : DVB-T SYSTEM.....		26
3.1	Overview on DVB-T system	26
3.2	DVB-T Transceiver	26
3.2.1	DVB-T Transmitter.....	26
3.2.1.1	Source Coding and MPEG-2 Multiplexing	27
3.2.1.2	Splitter	28
3.2.1.3	MUX Adaptation, Energy Dispersal	28
3.2.1.4	External encoder	28
3.2.1.5	External interleaver	29
3.2.1.6	Internal encoder.....	29
3.2.1.7	Internal interleaver	29
3.2.1.8	Mapper (Signal Constellation Mapping).....	30
3.2.1.9	Frame adaptation	30
3.2.1.10	Pilot and TPS signals:	30
3.2.1.11	OFDM	31
3.2.1.12	Guard interval insertion	31
3.2.1.13	DAC and Front End	32
3.2.2	DVB-T Receiver	33
3.2.2.1	Front-end and ADC:	34
3.2.2.2	Guard interval disposal:	34
3.2.2.3	OFDM demodulation:	34
3.2.2.4	Frequency equalization:.....	34
3.2.2.5	Demapping, Inner Deinterleaving, and Viterbi Decoding:	34
3.2.2.6	Outer De-interleaving, Reed-Solomon Decoding, And MPEG-2 De- multiplexing:	35

3.3	Conclusion.....	35
 CHAPTER 4 : INNER CHANNEL CODING FOR DVB-T SYSTEM37		
4.1	Internal coding (punctured convolutional encoder/Viterbi decoder)	37
4.1.1	Punctured convolutional encoder.....	37
4.1.2	Viterbi decoder	43
4.2	Internal Interleaving.....	44
4.2.1	Bit-wise interleaving.....	46
4.2.2	Symbol interleaving.....	54
4.3	Conclusion.....	58
 CHAPTER 5 : IMPLEMENTATION OF DVB-T INNER CODER61		
5.1	Introduction	61
5.2	DVB-T inner coding.....	65
5.2.1	Convolutional encoder blocks.....	65
5.2.2	Puncturing block	66
5.2.3	Inner interleaver blocks.....	69
5.2.3.1	After encoder	69
5.2.3.2	Bit-wise interleaver	72
5.2.3.3	Symbol interleaver	75
5.3	DVB-T inner decoder	78
5.3.1	Inner deinterleaver	78
5.3.1.1	Symbol deinterleaver	78
5.3.1.2	My memory	80
5.3.1.3	Bit deinterleaver.....	81
5.3.1.4	Pre-decoder.....	83
5.3.2	Inner decoder (Viterbi decoder).....	85
5.3.2.1.	Simple block	88
5.3.2.2.	My add small	90
5.3.2.3.	Add compare	92
5.3.2.4.	My Ram	95
5.3.2.5.	Get min.....	97
5.3.2.6.	Get min2.....	99
5.3.2.7.	Ram total	101

5.3.2.8. Last block.....	103
5.4 Xilinx IPcore parameters	105
5.4.1 The parameters used in the IPcore design of the convolutional encoder: 105	
5.4.2 The parameters used in the IPcore design of the soft viterbi decoder:.....	106
5.4.2.1. Screen 1(Viterbi Type):.....	106
5.4.2.2. Screen 2 (Architecture and Data Format):	107
5.4.2.3. Screen 3 (Output Rate and Convolution Code)	108
5.4.2.4. Screen 4 (Packet Options)	109
5.4.2.5. Screen 5 (Puncturing and BER Options)	110
5.4.2.6. Screen 6 (Synchronization Options)	111
5.4.2.7. Screen 7 (Control Signals)	112
5.5 Conclusion.....	112
 CHAPTER 6 : SIMULATION AND SYNTHESIS RESULTS	 115
6.1 Convolutional Encoder and soft viterbi decoder waveform.....	115
6.2 Inner interleaver and inner deinterleaver waveforms	118
6.3 Proposed soft viterbi decoder vs. Xilinx IPcore soft viterbi decoder waveforms.....	120
6.4 Logic design summary	121
6.5 Timing summary.....	122
6.6 Conclusion.....	123
 CHAPTER 7 : CONCLUSION AND FUTURE WORK	 126
7.1 Conclusion.....	126
7.2 Future work.....	126
 APPENDIX A: XILINX IPCORE DATA SHEET FOR CONVOLUTIONAL ENCODER.....	 128
 APPENDIX B: XILINX IPCORE DATA SHEET FOR VITERBI DECODER.....	 142

REFERENCES:	176
-------------------	-----

List of Figures

Figure 1.1 Elements of a Communication System.....	3
Figure 1.2 Basic elements of a digital communication system	3
Figure 1.3 Block code format	6
Figure 2.1 an example of the encoder structure.....	12
Figure 2.2 A convolutional encoder with $k=1$, $n=2$ & $r=1/2$	14
Figure 2.3 A tree diagram for the encoder in figure.....	16
Figure 2.4 State Diagram Representation for the encoder	17
Figure 2.5 Trellis diagram representation.....	17
Figure 2.6 Trellis Diagram for the encoder	18
Figure 2.7 Trellis Diagram, used in the decoder corresponding to the encoder ..	19
Figure 2.8 Viterbi Decoding Flow Chart	20
Figure 2.9 The convolutional Decoding	21
Figure 2.10 An example of Euclidean distance	23
Figure 3.1 Block diagram of DVB-T transmitter.....	27
Figure 3.2 Block diagram of DVB-T Receiver	33
Figure 4.1 Punctured Convolutional coder in DVB-T system	38
Figure 4.2 Example on 2 stage convolutional coder	39
Figure 4.3 States of the convolutional coder example (o=old state, n=new state)	40
Figure 4.4 State diagram of the sample convolutional coder	41
Figure 4.5 Trellis Diagram.....	44
Figure 4.6 DVB-T internal interleaver	45
Figure 4.7 The 2 HP and LP paths of the DVB-T system	46
Figure 4.8 Inner coder and Inner interleaver	46
Figure 4.9 Mapping of input bits onto output QPSK modulation symbol, for non-hierarchical mode	52

Figure 4.10 Mapping of input bits onto output 16-QAM modulation symbol, for non-hierarchical mode.....	52
Figure 4.11 Mapping of input bits onto output 64-QAM modulation symbol, for non-hierarchical transmission mode	53
Figure 4.12 Mapping of input bits onto output 16-QAM modulation symbols, for hierarchical transmission mode.....	53
Figure 4.13 Mapping of input bits onto output 64-QAM modulation symbols, for hierarchical mode	54
Figure 4.14 Symbol interleaver address generation scheme for the 2K mode	57
Figure 4.15 Symbol interleaver address generation scheme for the 8K mode	57
Figure 5.1 Proposed system implementation using Xilinx ISE program.....	62
Figure 5.2 Proposed Inner De/Interleaver implementation using Xilinx ISE program	64
Figure 5.3 The RTL of the inner coder of DVB-T system.....	64
Figure 5.4 Convolutional encoder implementation block	66
Figure 5.5 Puncturing code rate pattern with rate = $[2/3]$	66
Figure 5.6 Puncturing proposed flow chart	67
Figure 5.7 RTL of convolutional encoder with puncturing block	68
Figure 5.8 After encoder schematic diagram	69
Figure 5.9 After encoder proposed flow chart	71
Figure 5.10 schematic diagram of Bit-wise interleaver	73
Figure 5.11 Proposed Bit interleaver flow chart.....	74
Figure 5.12 Schematic diagram of symbol interleaver	75
Figure 5.13 Proposed Symbol interleaver flow chart	77
Figure 5.14 schematic diagram of symbol deinterleaver.....	78
Figure 5.15 Proposed symbol deinterleaver flow chart.....	79
Figure 5.16 Schematic diagram of my memory block.....	80
Figure 5.17 Schematic diagram of bit deinterleaver	81