





ثبكة المعلومات الجامعية





جامعة عين شمس

التوثيق الالكتروني والميكروفيلم



نقسم بللله العظيم أن المادة التي تم توثيقها وتسجيلها علي هذه الأفلام قد اعدت دون آية تغيرات



يجب أن

تحفظ هذه الأفلام بعيداً عن الغبار

في درجة حرارة من 15-20 مئوية ورطوبة نسبية من 20-40 %

To be kept away from dust in dry cool place of 15-25c and relative humidity 20-40 %



ثبكة المعلومات الجامعية









FPGA Implementation of CAN (Controller Area Network) Protocol

By

Mohamed Khaled Ibrahim AL-Mekkawy

A thesis Submitted to the
Faculty of Engineering at Cairo University
In partial fulfillment of
Requirements for the Degree of
MASTER OF SCIENCE
In Electronics and Communications Engineering

Supervised by

Prof. Dr. Aly Ezzat Salama

Electronics & Communications Department.
Faculty of Engineering.
Cairo University.

Faculty of Engineering, Cairo University,
Giza, Egypt
July 2006





FPGA Implementation of CAN (Controller Area Network) Protocol

By

Mohamed Khaled Ibrahim AL-Mekkawy

A thesis Submitted to the
Faculty of Engineering at Cairo University
In partial fulfillment of
Requirements for the Degree of
MASTER OF SCIENCE

In Electronic and Communication Engineering
Approved by the Examining Committee

Prof. Dr. Magdy Fekry Rgaai

Prof. Dr. AL-Sayed Mostafa Saad

Prof. Dr. Ali Ezzat Salama

TOTAL DITTILITY CONTINUE

Faculty of Engineering, Cairo University,
Giza, Egypt
July 2006

H



FPGA Implementation of CAN (Controller Area Network) Protocol

, tt

Mohamed Khaled Ibrahim AL-Mekkawy

A thesis Submitted to the Faculty of Engineering at Cairo University In partial fulfidences of Requirements for the Degree of MASTI R OF SCHNICE

In Electronic and Communication Light ering Approved by the Examining Conneither

Prof. Dr. Magdy Fokry Rgani

Prof Dr. Al Sayed Mossafa Saud

Prof. D. Ali Ezan Salama

Faculty of Engineering, Cairo Lumersity. Gaza, Frypi July 2065

Abstract

The CAN (Controller Area Network) communication serial protocol is a carrier-sense multiple access protocol with collision detection and arbitration on message priority (CSMA/CD+AMP) with a multi-master serial communication bus using twisted pair cables as transmission medium. It suites applications require high number of short messages for multi recipients. System-wide data consistency is mandatory in a short period of time with high reliability in rugged operating environments. The CAN protocol is well adapted for real-time controls applications due to its predictable medium access approach with the collision avoidance, hierarchically identifier message and multiple errors detection features.

In this thesis we present a design and implementation of CAN protocol by algorithm, which deploys majority voting technique for accurate synchronization that suites military and space applications. We had studied carefully the CAN protocol with all its cases and its implementations in the market. The design had been tested with all the possible normal and error cases and we also studied carefully the Synchronization techniques available and choose the proper way of synchronization to comply the design taking into consideration hardware and software synchronization. CAN-FPGA supports CAN A (11 bit identifier) and B (extended format with 29 bit identifier). The data handling between the FPGA and the host controller is through the eight-bit wide data bus and the addressing is through the five-bit address bus. Our FPGA supports the overload frame and able to detect all types of errors stated in the standard. CAN-FPGA supports the retrieving of messages from the CAN controller receive buffer areas before they are overwritten by further incoming messages by notifying the host controller in case of full and empty the receiving register through certain signal indication. The design has been implemented on Actel and Xilinx FPGAs using Actel Libero and Xilinx ISE respectively with a comparison to actual commercial designs in the market. The simulation results of some critical case studies on FPGA are demonstrated to prove the efficiency of the design on the level of software and hardware.

Acknowledgement

All thanks and praise are due to *ALLAH* for giving me the strength and knowledge to complete this work. Without His will and help, nothing could, can, or will be accomplished.

Then, I would like to acknowledge the support and help of many people, without them this work would not have been realized. It is not possible to enumerate all of them but I would like to express my gratitude to some people in particular.

First of all, I would like to express my gratitude to Prof. Dr. Ali Ezzat Salama., for giving me the chance to be one of his graduate students and for his useful supervision, support and encouragement. I would also like to thank Dr. Ahmed TobaL who has been an unlimited source of encouragement, support, guidance and patience.

I would like to thank my colleagues in NARSS, for their great help and support. They provided a good working atmosphere and stimulating discussions.

Finally, and by far not the least, I feel greatly indebted to my parents and my wife, whose love and faith in me has always been my inspiration for every activity that I undertake. They were always there for me when I needed them and I cannot imagine myself going through all this without their help and support.

TABLE OF CONTENTS

ABSTRAC	Γ	
ACKNOW	LEDGEMENT	I
	CONTENTS	
	IGURES	
	ABLES	
CHAPTER		
1.1	DATA COMMUNICATION LAYERS	
	NETWORK TOPOLOGIES	
1.2.1	Star Topology	
1.2.2	Bus Topology	
1.2.3	Tree Topology	
1.2.4	Ring Topology	
1.3 T	HE MAIN CHARACTERISTICS OF CAN	
1.3.1	Bus topology, message rate, and maximum number of nodes	
1.3.2	Message oriented protocol	
1.3.3	Prioritization of messages	
1.3.4	Multi-master capability	
1.3.5	Loss free bus arbitration	
1.3.6	Short frame length	
1.3.7	Error signaling and recovery time	
1.3.8	Data consistence	
1.3.9	Fault confinement	
1.3.10	Sleep Mode / Wake-up	
1.4 T	HESIS ORGANIZATION	
CHAPTER 2		
2.1 T		
•	HE PRINCIPLE OF BUS ARBITRATION	
2.2.1	ESSAGE FRAME FORMATS	
2.2.2	Data Frame	
2.2.3	Remote Frame	
2.2.4	Error Frame	
2.2.4	Overload Frame	
2.2.6	Interframe Space	
2.2.7	Message validation	
	Bit Stream Coding	
2.5	MON DETECTION AND ERROR HANDLING	29

2.5	FAULT CONFINEMENT	
CHAPTE	R3 PHYSICAL LAYER	38
3.1	BIT REPRESENTATION	
3.2	BIT TIMING AND BIT SYNCHRONIZATION	
3.3	PROGRAMMING OF THE BIT TIMING SEGMENT.	
3.4	OSCILLATOR TOLERANCE	
3.5	RELATION BETWEEN DATA RATE AND BUS LENGTH	
3.6	ELECTRICAL TRANSMISSION MEDIA	49
CHAPTEI	R 4 CAN FPGA	51
4.1	FUNCTION	51
4.2	BLOCK DIAGRAM	52
4.2.1	Synchronization Block	53
4.2.2	Error counters	59
4.2.3	CRC Calculations	60
4.2.4	CAN_RX	61
4.2.5	CAN_TX	<i>79</i>
4.2.6	Interface logic	86
СНАРТЕ	R5 SIMULATION AND VERIFICATION	89
5.1	SIMULATIONS	89
5.2	FPGA PLATFORM	96
5.3	VERIFICATION	98
5.4	SYNTHESIS RESULTS	100
CHAPTE	CONCLUSIONS AND FUTURE WORK	103
6.1	CONCLUSIONS	103
6.2	FUTURE WORK	104
REFEREN	ICES	105
	K A. SPARTAN-3 FPGA FAMILY	
	V R AYCELED ATOD FAMILY EDGA	112