



شبكة المعلومات الجامعية

بِسْمِ اللَّهِ الرَّحْمَنِ الرَّحِيمِ





شبكة المعلومات الجامعية



# شبكة المعلومات الجامعية

## التوثيق الالكتروني والميكرو فيلم

# جامعة عين شمس

التوثيق الالكتروني والميكرو فيلم

## قسم

نقسم بالله العظيم أن المادة التي تم توثيقها وتسجيلها  
علي هذه الأفلام قد اعدت دون أية تغيرات



## يجب أن

تحفظ هذه الأفلام بعيداً عن الغبار

في درجة حرارة من 15 – 20 مئوية ورطوبة نسبية من 20-40 %

To be kept away from dust in dry cool place of  
15 – 25c and relative humidity 20-40 %



شبكة المعلومات الجامعية



# بعض الوثائق الأصلية تالفة



شبكة المعلومات الجامعية



بالرسالة صفحات  
لم ترد بالأصل



# **FPGA Implementation of CAN (Controller Area Network) Protocol**

By

**Mohamed Khaled Ibrahim AL-Mekkawy**

A thesis Submitted to the  
Faculty of Engineering at Cairo University  
In partial fulfillment of  
Requirements for the Degree of  
MASTER OF SCIENCE  
In Electronics and Communications Engineering

Supervised by

**Prof. Dr. Aly Ezzat Salama**

Electronics & Communications Department.  
Faculty of Engineering.  
Cairo University.

Faculty of Engineering, Cairo University,  
Giza, Egypt  
July 2006

B

AA20





# FPGA Implementation of CAN (Controller Area Network) Protocol

By

**Mohamed Khaled Ibrahim AL-Mekkawy**

A thesis Submitted to the  
Faculty of Engineering at Cairo University  
In partial fulfillment of  
Requirements for the Degree of  
MASTER OF SCIENCE

In Electronic and Communication Engineering

Approved by the Examining Committee

Prof. Dr. Magdy Fekry Rgaai

Prof. Dr. AL-Sayed Mostafa Saad

Prof. Dr. Ali Ezzat Salama

A. E. Salama

Faculty of Engineering, Cairo University,

Giza, Egypt

July 2006





# FGA Implementation of CAN (Controller Area Network) Protocol

By

Mohamed Khalid Ibrahim Al-Mekawy

A thesis submitted to the  
Faculty of Engineering, Cairo University  
in partial fulfillment of  
Requirements for the Degree of  
MASTER OF SCIENCE

In Electronic and Communication Engineering

Approved by the Examining Committee

Prof. Dr. Magdy Fekry Khamis

Prof. Dr. Ali Sayed Mostafa Saad

Prof. Dr. Ali Elwan Elwan

Faculty of Engineering, Cairo University

Cairo, Egypt

July 2008

## **Abstract**

The CAN (Controller Area Network) communication serial protocol is a carrier-sense multiple access protocol with collision detection and arbitration on message priority (CSMA/CD+AMP) with a multi-master serial communication bus using twisted pair cables as transmission medium. It suites applications require high number of short messages for multi recipients. System-wide data consistency is mandatory in a short period of time with high reliability in rugged operating environments. The CAN protocol is well adapted for real-time controls applications due to its predictable medium access approach with the collision avoidance, hierarchically identifier message and multiple errors detection features.

In this thesis we present a design and implementation of CAN protocol by algorithm, which deploys majority voting technique for accurate synchronization that suites military and space applications. We had studied carefully the CAN protocol with all its cases and its implementations in the market. The design had been tested with all the possible normal and error cases and we also studied carefully the Synchronization techniques available and choose the proper way of synchronization to comply the design taking into consideration hardware and software synchronization. CAN-FPGA supports CAN A (11 bit identifier) and B (extended format with 29 bit identifier). The data handling between the FPGA and the host controller is through the eight-bit wide data bus and the addressing is through the five-bit address bus. Our FPGA supports the overload frame and able to detect all types of errors stated in the standard. CAN-FPGA supports the retrieving of messages from the CAN controller receive buffer areas before they are overwritten by further incoming messages by notifying the host controller in case of full and empty the receiving register through certain signal indication. The design has been implemented on Actel and Xilinx FPGAs using Actel Libero and Xilinx ISE respectively with a comparison to actual commercial designs in the market. The simulation results of some critical case studies on FPGA are demonstrated to prove the efficiency of the design on the level of software and hardware.



## Acknowledgement

All thanks and praise are due to *ALLAH* for giving me the strength and knowledge to complete this work. Without His will and help, nothing could, can, or will be accomplished.

Then, I would like to acknowledge the support and help of many people, without them this work would not have been realized. It is not possible to enumerate all of them but I would like to express my gratitude to some people in particular.

First of all, I would like to express my gratitude to Prof. Dr. Ali Ezzat Salama., for giving me the chance to be one of his graduate students and for his useful supervision, support and encouragement. I would also like to thank Dr. Ahmed TobaL who has been an unlimited source of encouragement, support, guidance and patience.

I would like to thank my colleagues in NARSS, for their great help and support. They provided a good working atmosphere and stimulating discussions.

Finally, and by far not the least, I feel greatly indebted to my parents and my wife, whose love and faith in me has always been my inspiration for every activity that I undertake. They were always there for me when I needed them and I cannot imagine myself going through all this without their help and support.



# TABLE OF CONTENTS

ABSTRACT .....	I
ACKNOWLEDGEMENT .....	II
TABLE OF CONTENTS .....	III
LIST OF FIGURES.....	V
LIST OF TABLES.....	I
CHAPTER 1 INTRODUCTION.....	1
1.1 DATA COMMUNICATION LAYERS .....	4
1.2 NETWORK TOPOLOGIES.....	5
1.2.1 <i>Star Topology</i> .....	5
1.2.2 <i>Bus Topology</i> .....	7
1.2.3 <i>Tree Topology</i> .....	7
1.2.4 <i>Ring Topology</i> .....	8
1.3 THE MAIN CHARACTERISTICS OF CAN .....	8
1.3.1 <i>Bus topology, message rate, and maximum number of nodes</i> .....	9
1.3.2 <i>Message oriented protocol</i> .....	9
1.3.3 <i>Prioritization of messages</i> .....	9
1.3.4 <i>Multi-master capability</i> .....	9
1.3.5 <i>Loss free bus arbitration</i> .....	10
1.3.6 <i>Short frame length</i> .....	10
1.3.7 <i>Error signaling and recovery time</i> .....	10
1.3.8 <i>Data consistence</i> .....	11
1.3.9 <i>Fault confinement</i> .....	11
1.3.10 <i>Sleep Mode / Wake-up</i> .....	11
1.4 THESIS ORGANIZATION .....	11
CHAPTER 2 CAN DATA LINK LAYER.....	13
2.1 THE PRINCIPLE OF BUS ARBITRATION.....	13
2.2 MESSAGE FRAME FORMATS .....	17
2.2.1 <i>Data Frame</i> .....	17
2.2.2 <i>Remote Frame</i> .....	21
2.2.3 <i>Error Frame</i> .....	23
2.2.4 <i>Overload Frame</i> .....	25
2.2.5 <i>Interframe Space</i> .....	26
2.2.6 <i>Message validation</i> .....	28
2.2.7 <i>Bit Stream Coding</i> .....	28
2.3 ERROR DETECTION AND ERROR HANDLING.....	29

2.3.1	<i>Error detection</i> .....	29
2.3.2	<i>Error Detection Performance</i> .....	31
2.3.3	<i>Error recovery Time</i> .....	32
2.4	FAULT CONFINEMENT .....	32
2.5	EXTENDED FRAME FORMAT .....	36
<b>CHAPTER 3 PHYSICAL LAYER</b> .....		<b>38</b>
3.1	BIT REPRESENTATION .....	38
3.2	BIT TIMING AND BIT SYNCHRONIZATION .....	39
3.3	PROGRAMMING OF THE BIT TIMING SEGMENT .....	44
3.4	OSCILLATOR TOLERANCE .....	46
3.5	RELATION BETWEEN DATA RATE AND BUS LENGTH .....	46
3.6	ELECTRICAL TRANSMISSION MEDIA.....	49
<b>CHAPTER 4 CAN FPGA</b> .....		<b>51</b>
4.1	FUNCTION .....	51
4.2	BLOCK DIAGRAM.....	52
4.2.1	<i>Synchronization Block</i> .....	53
4.2.2	<i>Error counters</i> .....	59
4.2.3	<i>CRC Calculations</i> .....	60
4.2.4	<i>CAN_RX</i> .....	61
4.2.5	<i>CAN_TX</i> .....	79
4.2.6	<i>Interface logic</i> .....	86
<b>CHAPTER 5 SIMULATION AND VERIFICATION</b> .....		<b>89</b>
5.1	SIMULATIONS .....	89
5.2	FPGA PLATFORM .....	96
5.3	VERIFICATION .....	98
5.4	SYNTHESIS RESULTS .....	100
<b>CHAPTER 6 CONCLUSIONS AND FUTURE WORK</b> .....		<b>103</b>
6.1	CONCLUSIONS .....	103
6.2	FUTURE WORK.....	104
<b>REFERENCES</b> .....		<b>105</b>
<b>APPENDIX A. SPARTAN-3 FPGA FAMILY</b> .....		<b>107</b>
<b>APPENDIX B AXCELERATOR FAMILY FPGA</b> .....		<b>113</b>