

# Ain Shams University Faculty of Engineering Electronics and Communications Department

# Ultra Low Power CMOS Front-End for Medical Implants

#### A Thesis

Submitted in partial fulfillment for the requirements of Master of Science degree in Electrical Engineering

Submitted by:

#### Ahmed Mostafa Mohamed El-Kholy

B.Sc. of Electrical Engineering (Electronics and Communications Department)
Ain Shams University, 2008.

Supervised by:

Prof. Dr. Hisham Sayed Haddara Prof. Dr. Khaled Wagih Sharaf

**Cairo 2012** 

بسم الله الرحمن الرحيم

(وَهَا أُوتِيتُهُ مِنْ الْعِلْمِ إِلاَّ هَلِيلاً)

حدق الله العظيم

## Curriculum Vitae

Name: Ahmed Mostafa Mohamed El-Kholy

**Date of Birth:** 28/4/1985

Place of Birth: Heliopolis, Egypt

First University Degree: B.Sc. in Electrical Engineering

Name of University: Ain Shams University

Date of Degree: June 2008

### Statement

This dissertation is submitted to Ain Shams University for the degree of Master of Science in Electrical Engineering (Electronics and Communications Engineering).

The work included in this thesis was carried out by the author at the Electronics and Communications Engineering Department, Faculty of Engineering, Ain Shams University, Cairo, Egypt.

No part of this thesis was submitted for a degree or a qualification at any other university or institution.

Name: Ahmed Mostafa Mohamed El-Kholy

**Date:** 26/07/2012

## Acknowledgments

All praise is due to Allah, Most Merciful, the Lord of the Worlds. I would like to thank God Almighty for bestowing upon me the chance, strength, and ability to complete this work. I wish to express my gratitude to my supervisors, Professor Khaled Sharaf and Professor Hisham Haddara for their exceptional guidance, encouragement, flexibility, insightful thoughts and useful discussions.

I would like to thank my dear professor Khaled Sharaf, who first introduced me to the world of integrated circuit design. I can not find proper words to show my gratitude to him. May AL-LAH reword him with the best. Many thanks to Professor Hany Fikri, Professor Emad Hegazi, and other Professors and colleagues at IC Lab, Ain Shams University, for their knowledge, help and support. I am also grateful to my elder brother, Mohamed El-Kholy, for his support and technical discussions. His help was a great boost to my work.

I am deeply indebted to Ayman Ahmed, Timing porducts division manager at Si-Ware systems, and Ahmed Helmy, Director of Engineering at Si-Ware systems. I have learned a lot from them, on both technical and personal levels. I am in no way capable of appropriately thanking them for their great help to me. Special thanks goes to my colleagues at Si-Ware systesm: Nabil Sinoussi, Mohamed Essam, Mohamed Samir, Mohamed Weheiba, Amr Hassanein, Ahmed Safwat and Botros George for the many fruitful discussions, encouragement, as well as helping me revise the thesis.

Last but not least, I would like to thank my parents. Their patience, care, and love are what guided me through my whole life. Special thanks to my wife for her precious support and help, in all the time of research and writing of this thesis.

Ahmed Mostafa Mohamed El-Kholy Electrical and Communications Department Faculty of Engineering Ain Shams University Cairo, Egypt 2012

#### Abstract

Ahmed Mostafa Mohamed El-Kholy, "Ultra Low Power CMOS Front-End for Medical Implants", Master of Science dissertation, Ain Shams University, 2012.

This thesis presents low-voltage, low-power, low-noise system and circuit design techniques of bio-medical front-ends. The target application is a compact and digitally-programmable neural front-end to be used in brain machine interface (BMI) systems with large number of channels in deep sub-micron CMOS technologies.

On the system level, a new mixed-signal architecture is proposed to minimize area of the neural front-end to be used with the emerging multi-channel BMI systems. The conventional electrode offset suppression technique is analog high-pass filtering using large input coupling capacitors, which consume large area, and pseudo-resistors, which varies significantly with process, voltage, and temperature (PVT) variations. The proposed front-end employs a single multi-bit  $\Sigma\Delta$  digital-to-analog converter (DAC) with dynamic element matching (DEM) and a flexible digital filter in the feedback to suppress electrode DC offset up to  $\pm 50$  mV and digitally control the front-end closed loop transfer function. The flexible digital filters can be configured to acquire different neural signal: Local field potential (LFP) signals only, spikes signals only, or both.

On the circuit level, different analog and digital blocks in the neural front-end exploit low supply voltage of 0.8 V to minimize the power consumption and to make the neural front-end more compatible with emerging wireless powering schemes. This low supply voltage imposes limitation in the dynamic range. Thus, all analog blocks utilize fully differential circuit implementation. Furthermore, the usage of the mixed-signal feedback relaxes the requirements of the dynamic range as it desensitizes the overall gain of the neural front-end. Hence, an open-loop compact low-noise neural amplifier is used as the first block in the front-end. A second order Gm-C antialiasing filter is used to filter out  $\Sigma\Delta$  DAC quantization noise. A 8-bit 800 kS/s SAR ADC is proposed with 48.5 SNDR and 11.3 fJ/conversion-step to be multiplexed by 4 channels.

A top down design methodology was adopted to implement the proposed mixed-signal front-end in a standard 0.13  $\mu$ m CMOS technology. A complete frequency domain linear model is developed where the system performance is analyzed and optimized then specifications of different blocks are calculated. Moreover, a complete time-domain behavioral model is built using Matlab/Simulink to account for non-linearities and non-idealities of different blocks in the system. The whole

neural front-end achieves a low input-referred noise of 4.83  $\mu V_{rms}$  for a signal bandwidth of 10 kHz using a compact and highly programmable architecture. It consumes 8.8  $\mu$ W from 0.8 V supply while occupying 0.046 mm<sup>2</sup>.

Key words: Neural recording, brain machine interface, instrumentation amplifiers, antialiasing, neural interface

## Summary

Chapter 1 is an introduction to the thesis. An extensive literature survey to brain machine interface (BMI) systems is demonstrated including state-of-the-art applications, classification of neural bio-potential signals, and BMI architectures. A brief introduction for different integrated circuits (ICs) modules of BMI systems is presented.

Chapter 2 presents an extensive survey on recent architectures of neural front-ends for BMI systems. The performance of the state-of-the-art neural front-ends is summarized in this chapter. Moreover, it describes the system architecture of a new mixed-signal neural front-end, it also illustrates the system design methodology. Then, a frequency-domain linear model of the entire system is developed. Using this model, the system performance is analyzed and optimized. The contribution of different blocks in the overall input-referred noise is analyzed using frequency domain transfer functions.

Chapter 3 describes the design methodology and the detailed analysis of different circuit blocks employed in the system. The architecture of each block is selected to satisfy stringent requirements of low supply voltage operation, noise performance, power consumption, area, and other specifications.

Chapter 4 presents a complete time-domain behavioral model for the whole system is built using Matlab/Simulink. It accounts for non-linearities and non-idealities of different blocks in the system. The model facilitates system verification and enables system simulation with real and synthesized neural signals. The overall noise performance and dynamic range of the neural frontend is simulated using fast and accurate behavioral simulation. Then, the performance of the proposed neural-front is compared to state-of-the-art designs.

Chapter 5 demonstrates thesis conslusion. Strengths and weaknesses of the proposed solutions are discussed and some directions for future research are suggested.

## Contents

Li	st of	tables	xiii
Li	ist of figures		
Li	st of	Symbols	xii
1 Introduction			1
	1.1	Introduction to Bio-Medical CMOS IC	1
		1.1.1 Market Trend	1
	1.2	Brain Machine Interface (BMI) Systems	2
		1.2.1 BMI Applications	3
		1.2.2 Neural Probes and Bio-Signals Characteristics	5
		1.2.3 BMI Architectures	11
	1.3	Thesis Outline	19
<b>2</b>	Low	y-Power Front-End for Neural Implants	21
	2.1	Introduction	22
	2.2	System-Level Issues and Requirements	22
		2.2.1 Thermal Noise and Noise Efficiency Factor (NEF)	23

		2.2.2	Flicker Noise	26
		2.2.3	System-Level Requirements	27
	2.3	State-	of-the-Art Front-Ends for Neural Implants	28
	2.4	Design	of a Conventional Analog Front-End for Neural Implants	37
		2.4.1	System Architecture	37
		2.4.2	Instrumentation Amplifier (IAMP)	38
		2.4.3	Variable Gain Amplifier (VGA) $\ \ldots \ \ldots \ \ldots \ \ldots \ \ldots$	48
		2.4.4	Summary	51
	2.5	Propos	sed Mixed-Signal Front-End for Neural Implants	52
		2.5.1	Basic Concept	52
		2.5.2	System Architecture	57
		2.5.3	Digital Filters Implementation	60
		2.5.4	Frequency Domain Linear Model	62
3	Mix	ed-Sig	nal Neural Front-End Circuit Design	68
•	3.1	Mixed-Signal Neural Front-End Circuit Design		
		Instru	mentation Amplifier (IAMP)	- 68
	0.1		Proposed IAMP Architecture	68 68
	0.1	3.1.1	Proposed IAMP Architecture	68
	0.1	3.1.1 3.1.2	Proposed IAMP Architecture	68 70
	0.1	3.1.1 3.1.2 3.1.3	Proposed IAMP Architecture	68 70 71
	0.1	3.1.1 3.1.2 3.1.3 3.1.4	Proposed IAMP Architecture	68 70 71 76
	5.1	3.1.1 3.1.2 3.1.3 3.1.4 3.1.5	Proposed IAMP Architecture	68 70 71 76 78
	5.1	3.1.1 3.1.2 3.1.3 3.1.4 3.1.5 3.1.6	Proposed IAMP Architecture  Electrode DC Offset Cancellation  Current DAC Design  Noise Optimization  Simulation Results  Layout	68 70 71 76 78 87
	3.2	3.1.1 3.1.2 3.1.3 3.1.4 3.1.5 3.1.6 3.1.7	Proposed IAMP Architecture	68 70 71 76 78

		3.2.1	$\Sigma\Delta$ Fundamentals	90
		3.2.2	System Design of $\Sigma\Delta$ Modulator	95
		3.2.3	$\Sigma\Delta$ DAC Non-idealities	100
	3.3	Low P	Pass Anti-aliasing Filter (LPAAF)	115
		3.3.1	Proposed Architecture	115
		3.3.2	Circuit implementation	118
		3.3.3	Simulation Results	119
		3.3.4	Layout	120
	3.4	Charg	e Sampling Variable Gain Amplifier (VGA)	121
		3.4.1	Proposed Architecture	121
		3.4.2	Circuit implementation	124
		3.4.3	Simulation Results	126
		3.4.4	Layout	129
	3.5	Analog	g-to-Digital Converter (ADC)	130
		3.5.1	SAR ADC Basic Concepts	130
		3.5.2	SAR ADC Non-idealities	131
		3.5.3	Proposed Architecture	134
		3.5.4	Circuit implementation	137
		3.5.5	Simulation Results	143
		3.5.6	Layout	144
		3.5.7	Comparison with Recent Publications	147
4	Neu	ıral Fr	ont-End Integration and Verification	150
	4.1	Simuli	ink Behavioral Simulation	150
	4.2	Floor-	plan and Layout	156
	4.3	Perfor	mance Summary	157

5	5 Conclusion and Future Work					
	5.1	Conclusion	159			
	5.2	Future Work	162			
Bi	Bibliography 1					

# List of Tables

1.1	Characteristics of the four bio-potential signals for BMI systems	9
1.2	Performance summary of state-of-the-art MICS transmitter	17
2.1	Performance summary of state-of-the-art neural front-ends (I)	35
2.2	Performance summary of state-of-the-art neural front-ends (II). $\dots$	36
2.3	Required specifications of neural IAMP	39
2.4	DC operating point of IAMP.	46
2.5	Simulated performance parameters of IAMP OTA	46
2.6	Summary of simulation results of IAMP across different corners	49
2.7	DC operating point of gain-enhanced current mirror OTA of the VGA	50
2.8	Simulated performance parameters of gain-enhanced current mirror OTA	50
2.9	Summary of simulation results of VGA across different corners at control $=00$ .	51
2.10	Parameters of analog blocks in the frequency domain linear model	66
3.1	DC operating point of IAMP.	78
3.2	Normalized dynamic error summary for different DAC transition states at	
	1 MS/s	83
3.3	IAMP performance summary and comparison with recent publications	89

3.4	Topology coefficients and modulator performance for different NTF out-of-	
	band gain	100
3.5	DC operating point of LPAAF $g_m$ cell	119
3.6	Summary of simulation results of Gm-C LPAAF across different corners	120
3.7	DC operating point of VGA $g_m$ cell	125
3.8	Summary of programmable gain of VGA using $duty[2:0]$ and $cap[1:0]$ controls	128
3.9	Summary of simulation results of VGA across different corners at $duty[2:0]=3$ and $cap[1:0]=0.$	129
3.10	ADC specification summary	147
3.11	SAR ADC performance summary and comparison with recent publications.	149
4.1	Performance summary and comparison of proposed mixed-signal neural front- end with recent publications that perform amplification, filtering, and digi- tization.	158

# List of Figures

1.1	Emerging products and industries in the last decades due to the advancement in microelectronics	2
1.2	Structure of a typical neuron	3
1.3	How a fully-implantable BMI could restore limb mobility in paralyzed subjects or amputees [Lebedev 06]	4
1.4	Typical invasive neural electrodes: (a) Duke Microwires, (b) Silicon-based Utah Electrode Array [Harrison 07a], (c) NeuroNexus Probes, (d) Michigan Probes, and (e) Open next generation architecture probe designs to improve tissue integration [Seymour 07]	6
1.5	Development of glial encapsulation on an implanted electrode that isolates electrodes from neurons [Grill 09]	6
1.6	Generic Brain Machine Interface (BMI) System	7
1.7	Comparison of the spatial domains of the four bio-potential signals for BMI systems [Schwartz 06]	9
1.8	Approximate small-signal model of bio-potential recording electrodes with differential measurement using a signal and reference electrode [Harrison 07b].	11
1.9	Generic BMI system diagram	12