



Ain Shams University
Faculty of Engineering
Electronics and Communications Department

Design of High Performance Analog to Digital Converter in Deep Sub-micron COMS Process

A Thesis

**Submitted in partial fulfilment for the requirements of Master of Science
degree in Electrical Engineering**

Submitted by:

Mohamed Mohsen Mohamed Ibrahim

B.Sc. of Electrical Engineering
(Electrical and Communications Department)
Ain Shams University, 2005.

Supervised by:

Prof. Dr. Magdy Mahmoud Ibrahim

Prof. Dr. Mohamed Amin Dessouky

Cairo, 2012

Statements

This thesis is submitted to Ain Shams University in partial fulfillment of the requirements for the degree of Master of Science in Electrical Engineering.

The work included in the thesis was carried out by the author at the Electronics and Communication Engineering Department, Faculty of Engineering, Ain Shams University, Cairo, Egypt.

No part of this thesis has been submitted for a degree or a qualification at any other university or institute.

Name: Mohamed Mohsen Mohamed Ibrahim

Signature:

Date:

Curriculum Vitae

Name of Researcher	Mohamed Mohsen Mohamed Ibrahim Younes
Date of Birth	25-June-1982
Place of Birth	Egypt
First University Degree	B.Sc. in Electrical Engineering
Name of University	Ain Shams University
Date of Degree	June 2005

Acknowledgments

I am mostly grateful to Allah for bestowing upon me the chance, strength and ability to complete this work, and pray that He may guide me along the path he created me for.

I want to thank my supervision committee, Prof. Magdy Ibrahim and Prof. Mohamed Dessouky for their great help and dedication through out the duration of this work. I would like to express my sincere gratitude to Dr. M. Dessouky, for his wise and valuable guidance throughout my work.

I am very grateful to Eng. Ramy Yousry for his generous support during the system design of the background calibration algorithm, I would say that without Ramy's help chapter five would not have been possible, also I am really grateful to Ensphere Solutions Inc. engineering director Eng. B. Tourette for his generous support all the way during understanding the ADC's theory till mastering the practical design steps of state of the art ADCs, and to Eng. Jingbo Wang for his support and help in the design of the analog blocks of the ADC

I would also like to thank Eng. Mohamed O. Darwish for his help in understanding $\LaTeX$ to format this work and my IEEE paper as well, Eng. Ahmed Salah for the valuable discussions through this work, Eng. Mohamed Enany, Eng. Fady Atef and Eng. Yousry Elmaghraby for their help and support in the layout design of the ADC test chip, Eng. Mohamed Tawfik for his help in the verification.

I would also like to thank all my colleagues and managers at Silicon Vision for their continuous help and support providing me with the required tools, experience and know how; that helped me to complete this work efficiently.

Finally, I am in no way capable of finding the proper words for thanking my father, for encouraging and supporting me all over my life, my mother, for being an exceptional model of dedication and self-denial, my sisters for their love and support and finally, my wife, for her constant encouragement, support and patience.

Abstract

**Design of High Performance Analog to Digital Converter in Deep
Sub-micron COMS Process
Master of Science dissertation, Ain Shams University, 2012.**

The continuous effort to improve the performance of analog-to-digital converters (ADC) has led the development of several precision techniques for ADCs. The primary objective of those precision techniques is to alleviate the accuracy constraints such as capacitor mismatch, charge injection, finite op amp DC gain and comparator offset. In the early years, the error correcting techniques like the ratio independent, reference refreshing, capacitor error-averaging, on-chip capacitor trimming and analog calibration were applied in the analog domain. The main drawback of these analog precision techniques is the complexity of circuit implementation. The digitally controlled self calibration and digital-domain calibration techniques were introduced to eliminate the disadvantage of the analog precision techniques but developed for successive approximation and flash type ADCs, respectively. Reduced feature size combined with lower power supply voltage are the key technology drivers resulting in reduced cost, higher speed and lower power consumption of digitally calibrated ADCs.

This thesis presents a 1.0-V 13-bit 205-MSample/s time-interleaved pipelined analog-to-digital converter (ADC) with a 95-dB spurious free dynamic range (SFDR), 75.5-dB signal-to-noise-plus-distortion ratio (SNDR) over the full Nyquist band and a total power consumption of 71mW. This performance is enabled by digital background calibration of both capacitor mismatch in the multi-bit DAC and finite inter-stage gain errors. M-sequence characteristics was used for the generation of the multiple orthogonal codes needed in the calibration engine. Also, a simple design for the dithered re-quantizer which precedes calibration is adopted. Digital calibration achieves an improvement of better than 23-dB in SFDR and 13-dB in SNDR.

Key Words: ADC, CMOS, Time-interleaved, Pipeline, Low-Power, Calibration.

Contents

Table of contents	V
List of symbols and abbreviations	XV
1 Introduction	1
1.1 Motivation	1
1.2 Thesis organization	2
2 Analog to Digital Converters	4
2.1 Introduction	4
2.2 Analog to Digital Converters	4
2.3 ADC Performance Parameters	6
2.3.1 Static Parameters	7
2.3.1.1 Offset Error	7
2.3.1.2 Gain Error	7
2.3.1.3 Monotonicity	7
2.3.1.4 Differential Non-Linearity	8
2.3.1.5 Integral Non-linearity	9
2.3.2 Dynamic Parameters	10
2.3.2.1 Signal-to-Noise Rate (SNR)	10
2.3.2.2 Signal-to-Noise-and-Distortion ratio (SNDR)	11
2.3.2.3 Spurious Free Dynamic Range (SFDR)	11
2.3.2.4 Total Harmonic Distortion (THD)	12
2.3.2.5 Effective Number of Bits (ENOB)	12
2.3.2.6 Effective Resolution Bandwidth (ERBW)	12
2.4 Overview on ADC Architectures	14

2.4.1	Flash ADC	14
2.4.2	Two Step Flash ADC	15
2.4.3	Pipelined ADC	16
2.4.4	Folding ADC	17
2.4.5	Cyclic ADC	18
2.4.6	Successive Approximation ADC	19
2.4.7	Time Interleaved ADC's	20
2.4.8	Oversampled ADC	21
2.5	Summary	23
3	Pipelined ADC	24
3.1	Pipeline ADC Architecture	24
3.1.1	Multiplying Digital-to-Analog Converter	27
3.1.2	Sub-Analog-To-Digital Converter	28
3.1.3	Digital Error Correction	30
3.2	Error Sources in Pipeline Stages	34
3.2.1	Finite DC Gain	34
3.2.2	Capacitor Mismatch	36
3.2.3	Finite Bandwidth	37
3.2.4	Comparator Offset	40
3.2.5	Thermal Noise	41
3.3	Pipelined ADC Calibration	43
3.3.1	Introduction	43
3.3.2	Classification of ADC Calibration	43
3.3.3	Calibration Techniques for Pipelined ADC's	47
3.3.3.1	Code domain filtering LMS architectures	47
3.3.3.2	Least mean square error estimation	47
3.3.3.3	Piecewise linearization	48
3.3.3.4	Statistically based calibration	49
4	Proposed Pipelined ADC	51
4.1	Introduction	51
4.2	Proposed ADC Architecture	52
4.3	Digital Background Calibration	58

4.3.1	Dynamic Element Matching Encoder	62
4.3.2	DAC Noise Cancellation (DNC)	64
4.3.3	Gain Error Correction (GEC)	72
4.3.4	Dithered Requantizer	79
4.3.5	Orthogonal Code Generation	81
5	Pipelined ADC Implementation	84
5.1	Introduction	84
5.2	ADC Circuit Implementation	84
5.2.1	Clock Generator	88
5.2.2	Sample & Hold	89
5.2.3	Pipelined Stage	91
5.2.3.1	MDAC	92
5.2.3.2	Sub ADC	100
5.2.4	Flash Stage	104
5.2.5	Dynamic Element Matching Encoder	106
5.3	Pipelined ADC Integration	110
5.4	Layout Design	113
6	Results	124
6.1	Introduction	124
6.2	Results of Analog Sub-blocks	124
6.2.1	OpAmp Results	124
6.2.2	Comparator Results	127
6.2.3	MDAC Results	128
6.3	System Simulation Results	131
6.3.1	ADC results with calibration	135
6.4	Performance Summary	142
7	Conclusion and Future Work	145
7.1	Conclusion	145
7.2	Future work	148
	References	149

A	Appendix	156
A.1	C code	156

List of Figures

List of figures	IX
2.1 Functional blocks inside ADC	5
2.2 ADC transfer characteristics (a) unipolar (b) bipolar	6
2.3 ADC characteristics with Gain & Offset errors, [13]	8
2.4 Non-Ideal transfer function with INL & DNL errors	9
2.5 ADC Spectrum	11
2.6 3-bit Flash ADC, [13]	15
2.7 Two Step Flash ADC, [14]	16
2.8 Pipelined ADC, [13]	17
2.9 Folding ADC	18
2.10 Cyclic ADC, [13]	19
2.11 Successive Approximation ADC	20
2.12 Time Interleaved ADC, [14]	21
2.13 Oversampled Sigma Delta ADC, [11]	22
3.1 Pipelined ADC block diagram	25
3.2 Implementation of 1.5bit/stage MDAC	26
3.3 Functionality of MDAC in pipeline stage	27
3.4 2.5-Bit sub-ADC	29
3.5 Pipelined stage transfer function	30
3.6 Over-range error with pipeline stage	31
3.8 $V_{ref}/4$ offset to eliminate digital subtraction	31
3.7 Reduced gain stage transfer function	32
3.9 1.5bit/stage transfer function	32
3.10 Finite DC gain effect on a 1.5-bit stage transfer function	35

3.11 MDAC stage in amplifying phase	39
3.12 Finite gain bandwidth effect on a 1.5-bit stage transfer function . .	39
3.13 Effect of a comparator offset voltage on a 1.5-bit stage transfer function	40
3.14 Simple MOS sampling circuit and its equivalent circuit	41
3.15 Analog calibration technique	44
3.16 Digital calibration technique	45
3.17 Principle of foreground calibration	46
3.18 Principle of background calibration	46
3.19 Calibration using a slow-but-accurate ADC, [31]	48
3.20 (a) Nonlinear residue transfer characteristics (b) Input referred er- ror function, [32]	49
3.21 Calibration using correlation with a PN signal, [22]	50
4.1 Several configuration for resolution per stage, [34]	52
4.2 Simplified block diagram of the proposed ADC	53
4.3 Proposed Time-Interleaved ADC	54
4.4 Proposed ADC architecture	55
4.5 Proposed ADC timing	56
4.6 4-bit MDAC with Opamp Sharing	57
4.7 ADC Power spectral density (a) ideal components, (b) nonideal components, and (c) nonideal components but with ideal post- ADC removal of the first stage DAC errors	59
4.8 Digitally calibrated pipelined ADC channel	61
4.9 DEM Digital to Analog Converter	63
4.10 Effect of DEM on the output spectrum when mismatches present .	64
4.11 Proposed ADC with DNC applied to first stage	65
4.12 Topology of the 17-level DEM-DAC used in the first stage, [10] .	66
4.13 Implementation details of the $S_{3,1}$ switching block, [10]	67
4.14 States of the S_{seg} switching block	69
4.15 DEM encoder with S_{seg} switching block	70
4.16 Block diagram of first stage DNC logic	71
4.17 Implementation of DNC channel	72
4.18 Implementation details of the DNC averger	73

4.19	Imperfect cancellation of quantization noise due to gain error, [9] .	74
4.22	S.C Implementation of the first stage DAC with GEC modifications	74
4.20	Insertion of GEC PN sequence	75
4.21	First stage GEC logic details	76
4.24	GEC logic representation	76
4.23	Implementation details of the GEC averger	77
4.25	Abstracted pipelined ADC with scaling of each stage	78
4.26	Dithered Re-quantizer	79
4.27	M-Sequence autocorrelation function	81
4.28	Galois implementation of LFSR	82
4.29	Implementation details of the orthogonal codes generator	83
5.1	Top level schematic of the proposed ADC	85
5.2	ADC Core with the digital calibration	86
5.3	Pipelined ADC Stages	87
5.4	Non-overlapping clock generator schematic	88
5.5	Non-overlapping clock generator core	88
5.6	Sample and Hold schematic	90
5.7	First pipeline Stage schematic	91
5.8	First stage residue	92
5.9	Layout designed fringing comb (Fractal) capacitor used in the proposed ADC	94
5.10	Extracted model for the fringing capacitor	94
5.11	Multiplying DAC schematic	95
5.12	Multiplying DAC zoomed schematic	96
5.13	Extra 1-b DAC's used in the GEC with half the unit capacitor	97
5.14	OpAmp schematic	99
5.15	First Stage 5bit sub-ADC top level	101
5.16	First stage 5bit Flash ADC	102
5.17	Comparator top schematic	103
5.18	Comparator per-amplification stage	103
5.19	Comparator latch stage	104
5.20	Last Stage 4bit Flash ADC	105
5.21	DEM Encoder schematic	107

5.22	DEM Encoder switching block	108
5.23	Transmission gate used inside switching block	109
5.24	ADC test chip top level test-bench	110
5.25	Top level schematic ADC test chip	111
5.26	Broad-Band input buffer	112
5.27	Broad-Band input buffer schematic	112
5.28	Layout of the first pipeline stage	114
5.29	Layout of the first pipeline stage MDAC	115
5.30	Layout of the OpAmp	116
5.31	Sub-ADC single channel layout	116
5.32	Two channels sub-ADC for the first pipeline stage	117
5.33	Layout of single comparator	118
5.34	Binary to thermometer encoder layout	118
5.35	Clock generator layout	119
5.36	Layout of the last stage of the ADC (4 bit Flash)	119
5.37	Layout of single channel flash ADC for the second stage	120
5.38	Proposed 13b 205MS/s time-interleaved ADC layout	122
5.39	Layout photograph of the full test chip	123
6.1	Opamp stability simulation across corners	125
6.2	Opamp open loop ac response across supply & temperature	126
6.3	Latched Comparator AC response	127
6.4	Comparator Mote Carlo simulation results at -40 and 125 °C	128
6.5	MDAC settling time and static error, across corners	129
6.6	Output noise of MDAC at amplification phase	130
6.7	ADC block diagram with noise sources	131
6.8	Output PSD results for 13bit ADC, without calibration	132
6.9	Output PSD results for 10bit ADC, with 1.6MHz input signal	133
6.10	Output PSD results for 10bit ADC, with 33MHz input signal	133
6.11	Output PSD results for 10bit ADC, with 97MHz input signal	134
6.12	Output PSD simulation results with DEM (a) disabled and (b) enabled	136
6.13	Output PSD results without Dithered Re-quantizer	137
6.14	Output PSD with Dithered Re-quantizer	137

6.16	ENOB distribution with different mismatch patterns	138
6.15	Output PSD with 0.3% cap. mismatch (a) DNC disabled and (b) DEM enabled (c) DNC enabled.	139
6.17	Output PSD with 65dB Opamp gain (a) GEC disabled and (b) DEM/DNC enabled (c) DEM/DNC/GEC enabled.	141
6.18	Proposed ADC PSD with calibration (a) disabled and (b) enabled.	142
7.1	DNC and GEC fast startup timing	146