



Delta Sigma Analog to Digital Converter for Video Applications

A Thesis

**Submitted in partial fulfillment for the requirements of Master of Science degree
in Electrical Engineering**

Submitted by:

Mohamed Said Mohamed Abou EL Makarem

B.Sc. of Electrical Engineering
(Electronics and Communications Engineering)
Ain Shams University, 1998

Supervised by:

Prof. Dr. Hani Fikry Ragaie
Prof. Dr. Mohamed Sameh Tawfik
Dr. Khaled Wagih Sharaf

Cairo - 2005

STATEMENT

This dissertation is submitted to Ain Shams University for the degree of Master of Science in Electrical Engineering, Electronics and Communications Engineering.

The work included in this thesis was carried out by the author at the Electronics and Communications Engineering Department, Faculty of Engineering, Ain Shams University.

No part of this thesis was submitted for a degree or a qualification at any other university or institution.

Date :

Signature :

Name : Mohamed Said Mohamed Abuo El Makarem

Acknowledgments

I would like to take this opportunity to express my deep gratitude to many persons who have given me much support and assistance.

First of all, I am indebted to my supervisor, Dr. Sameh Tawfik, for his valuable guidance and encouragement throughout the entire research. Dr. Tawfik has created an indispensable environment to conduct and enjoy my research work.

I would like also to thank Prof. Dr. H. F. Ragaie for his valuable comments and keen remarks, As well, I would like to thank Dr. Khalid Sharaf for his kind support and wide understanding.

Special thanks to Dr. Mohamed Amin Dessouky for his complete support. Honestly saying, without his guidance, this research wouldn't have been successfully completed in this quality. Personally, I would like to thank him deeply, I highly appreciate his help so much

I wish to thank **Mentor Graphics Egypt** for supporting this research by helping in the submission of my technical paper, which resulted in this research. Without the facilities provided by **Mentor Graphics**, this research wouldn't has been successfully completed.

I would like to thank my parents for their patience and encouragement. My deepest thanks for my brothers Hatem and Waleed for their help in reviewing the thesis.

Finally, I would like to thank my wife for her support, and encouragement. Of course, a special thanks to my daughter Touta (Rana) for her endless effort in hindering me during writing phase.

M.Sc. Thesis

Name : Mohamed Said Mohamed Abou EL Makarem.
Thesis Title : Delta Sigma Analog to Digital Converter for Video Applications.
Degree Title : Masters of Science.
Departement : Electronics & Communications Department-Ain Shams University.

Referee Committee

Name and Position

- **Prof Dr. Abel Halim Mahmoud Shosha**
Electonics and Communication Dept.
Cairo University.
- **Prof Dr. Adel El Henawy**
Electonics and Communication Dept.
Ain Shams University.
- **Prof Dr. Hani Fikry Ragaie**
Electonics and Communication Dept.
Ain Shams University.

ABSTRACT

Sigma-Delta techniques have been widely used for low-bandwidth and high-resolution applications owing to the oversampling and noise shaping feature. However, Sigma-Delta applications are being extended to new telecommunication areas, which typically require MHz range signal bandwidth with a higher sampling clock. The CMOS implementation of modulators is problematic due to the high-frequency limitations of the opamps and sampling switches. Time-interleaved (TI) modulators are an attractive solution for high-speed applications, since the oversampling rate (OSR) can be increased without speeding up the analog blocks.

In this thesis, a switched-capacitor circuit of a four-branched time-interleaved delta-sigma structure is presented. The circuit can be easily extended to M-branch modulator. In addition, double sampling was also used to increase time efficiency to its maximum. Both techniques together give the designer the extra freedom to trade-off circuit speed with die area.

SUMMARY

Although real world signals are analog, it is often desirable to convert them into the digital domain using an analog to digital converter (ADC). One of the motivating factors of this conversion is the high efficiency of transmission and storage of digital signals. One technique that has become quite popular for achieving A/D conversion with high resolution is sigma-delta modulation.

In this thesis, the design procedure -at macro model level- for the realization of time-interleaved oversampling converters is presented. Using the concept of block digital filtering technique to convert any arbitrary Sigma-Delta topology into corresponding time-interleaved structures. Combining the time-interleaved structure with double sampling to extend the effective sampling frequency in switched-capacitor Sigma-Delta modulators.

A Second-order four branches Sigma-Delta modulator is first presented. The switched-capacitor circuit is then constructed using double sampling techniques. Results show that the effective OSR is enhanced by a factor of 8 at the expense of larger area.

List of Symbols

A/D	Analog to Digital
ADC	Analog to Digital Converter
C _s	Sampling Capacitor
D/A	Digital to Analog
DAC	Digital to Analog Converter
DR	Dynamic Range (dB)
FFT	Fast Fourier Transform
F _m	Signal Bandwidth
F _s	Sampling frequency
K	Boltzmann constant
LSB	Least Significant bits
N	Number of Digital bits
n	Order of Sigma Delta modulator
N _{sw}	Switch Noise
OSR	Oversampling Ratio
P _{in}	Power of Input signal
P _Q	Quantization noise power
SNR	Signal to Noise Ratio
T	Temperature
TI	Time interleaved
TIM	Time interleaved Modulation
X(n)	Input Samples
Y(n)	Output Samples

List of Figures

Figure 1.1: Amplitude quantization. (a) Amplitude quantization symbol.....	3
(b) Additive error source representation.	
Figure 1.2: Typical power spectral density of encoded signal, under the white noise assumption of quantized error signal. (a) simple encoding (b) Signal-loop.....	4
Figure 1.3: Quantization Error	5
Figure 1.4: Probability density function for an ADC quantization noise.....	6
Figure 1.5: Spectral density of an ADC quantization noise	7
Figure 1.6: Predictive technique and implementation using a feedback integrator.....	9
Figure 1.7: Delta Modulation and Demodulation.....	10
Figure 1.8: Derivation of Sigma-Delta Modulation from Delta Modulation.	1
Figure 1.9: Block Diagram of Sigma-Delta Modulation.	11
Figure 1.10 S-Domain Analysis of Sigma-Delta Modulator.....	12
Figure 1.11: Block Diagram of First – Order Sigma –Delta A/D converter	14
Figure 1.12: Input and Output of a First –order Sigma-Delta Modulator.	15
Figure 1.13: First order sigma-Delta modulator block diagram.....	16
Figure 1.14: A second-order Noise-shaped Delta-Sigma Modulator.	18
Figure 1.15: Block diagrams of the double-loop $\Sigma\Delta$ modulator. (a) Derivation.....	19
from the single-loop configuration. (b) Linearized analysis using the additive error source model of quantization.....	19
Figure 1.16: Block diagram of nth order $\Sigma\Delta$ modulator.....	20
Figure 1.17 Multi-Order Sigma-Delta Modulator Noise Shaper.....	21
Figure 2.1: Second order Sigma Delta converter block diagram	22
Figure 2.2 Switched Capacitor implementation of the second order Σ - Δ converter	26
Figure 2.3 Amplifier in a closed feedback loop	29
Figure 2.4 Equivalent switch circuit a) close b) open R_{on} is chosen in such a way that its time constant is much smaller than half-sampling period.	31
Figure 2.5. Σ - Δ block diagram used in MATLAB and its simulation results	32
Figure 2.6. Σ - Δ block diagram used in MATLAB and its simulation results	32
Figure 2.7. Simulation result of the Σ - Δ using behavioral models.....	34
Figure 2.8. Zoomed version of the comparator output.....	34
Figure 2.9. FFT results for comparator output using 65536 points.....	35

Figure 2.10. FFT of the output for a 0.4V p-p input sinusoid	Figure 2.11 FFT of the output for a 0.8V p-p sinusoid	36
Figure 2.11. FFT of the output for a 1.3V p-p sinusoid	Figure 2.12 SNDR versus input level (V_{in}/V_{ref}) $V_{ref}=3.3V$	36
Figure 3.1 Equivalent block filtering structure for the single-input single-output transfer-function.		41
Figure 3.2: Generic Sigma-Delta modulator block diagram.		42
Figure 3.3: Sigma delta modulator with M branches.		43
Figure 3.4: Sigma delta modulator with M branches.		43
Figure 3.5 : First –order modulator (a) Conventional . (b) Two branches with block digital equivalent filters. (c) Four branches with block digital equivalent filters.		44
Figure 3.6: First-order modulator (a) Standard and two-channel TI derived using (b) block-digital filtering and (c) proposed method.		46
Figure 3.7 Four-channel TI first-order modulators (a) Block-digital filtering (b) Optimized version.		48
Figure 3.8: Two-path structure (a) conventional Sigma-Delta modulator (b) two-path structure model		49
Figure 3.9: Two path Sigma-delta macro model structure		52
Figure 4.1: Block structure for SISO transfer function		55
Figure 4.2: Second order Sigma-delta modulators. (a) Conventional (b) TIM..... (c) Optimized TIM.....		56
Figure 4.3: System level of 4 branches second order Sigma-Delta modulator		58
Figure 4.4: Macro level diagram of 4 branched second order Sigma-Delta.....		59
Figure 4.5 Fully differential two-phase summer		60
Figure 4.6: Timing diagram for the fully differential summer		61
Figure 4.7 Modified Fully differential summer (a) phase 1 (b) phase 2		62
Figure 4.8: Time diagrams of modified summer		63
Figure 4.9: Fully differential delay element		65
Figure 4.10: Fully differential modified summer		67
Figure 4.11: Fully differential new summer circuit.....		69
Figure 4.12: Fully differential delay element		70
Figure 4.13: Simulation results (a) Linear (b) Log scale.....		72
Figure 4.14: Mismatch effect in second order four branches Sigma-delta.....		73
Figure 4.15a:Tolerance simulation results Figure 4.15b: Mismatch simulation results...		74

Varying integrators' gain with value 5% of their nominal value	74
--	----

Introduction

The emergence of powerful digital signal processors implemented in CMOS VLSI technology creates the need for high-resolution analog-to-digital (A/D) converters that can be integrated in fabrication technologies optimized for digital circuits and systems. However, the same scaling of VLSI technology that makes possible the continuing dramatic improvements in digital signal processor performance also severely constrains the dynamic range available for implementing the interfaces between the digital and analog representation of signals. A/D converters based on sigma-delta (A/D) modulation combine sampling at rates well above the Nyquist rate with negative feedback and digital filtering in order to exchange resolution in time for that in amplitude. Furthermore, these converters are especially insensitive to circuit imperfections and component mismatch since they employ only a simple two-level quantizer, and that quantizer is embedded within a feedback loop. Sigma-Delta modulators thus provide a mean of exploiting the enhanced density and speed of scaled digital VLSI circuits so as to avoid the difficulty of implementing. But the main drawback of Sigma-Delta modulators is their limitations in high bandwidth applications.

This thesis studies the most known Sigma-Delta techniques and try to use new technique named Time-interleaved modulating to overcome high bandwidth applications. In this techniques parallelism is exploited to relax the delta-sigma circuitry.

In Chapter 1, The basic theories that try to explain the Delta and Sigma-Delta functionality is proposed. Also the full derivation of basic parameters

have been produced. Finally the first and second order structures have been presented.

In Chapter 2, The different design steps of second order sigma delta modulator have been studied. We started with the derivation of some extra parameters, then try to implement second-order sigma-delta modulator based on our experience from chapter 1. Finally, macro level model has been introduced for the whole system.

In Chapter 3, A complete survey of different Time Interleaved modulator techniques is introduced with special care of digital-block filter technique. Then full analysis of Optimized TIM techniques. Finally we introduce Two-path Sigma-Delta modulator.

In Chapter 4, Different efforts done to implement the optimized Time interleaved modulator at the macro level model. Second-order with 4 branches, doubled-sampled TIM sigma-Delta modulator. It is proved that the over sampling ratio is improved by factor of 8, each branch contributes by factor of 2 due to double sampled techniques. Which in turns relax the modulator circuitry, but at the expense of circuit area.