



شبكة المعلومات الجامعية

بِسْمِ اللَّهِ الرَّحْمَنِ الرَّحِيمِ



شبكة المعلومات الجامعية
@ ASUNET



شبكة المعلومات الجامعية التوثيق الالكتروني والميكروفيلم



شبكة المعلومات الجامعية

جامعة عين شمس

التوثيق الالكتروني والميكروفيلم

قسم

نقسم بالله العظيم أن المادة التي تم توثيقها وتسجيلها
علي هذه الأفلام قد أعدت دون أية تغيرات



يجب أن

تحفظ هذه الأفلام بعيدا عن الغبار


في درجة حرارة من ١٥-٢٥ مئوية ورطوبة نسبية من ٢٠-٤٠%

To be Kept away from Dust in Dry Cool place of
15-25- c and relative humidity 20-40%

بعض الوثائق الأصلية تالفة

بالرسالة صفحات لم ترد بالاصل

~2/1



Ain Shams University
Faculty of Engineering
Computer and Systems Engineering Department

Combinational Equivalence Checking

A Thesis

Submitted in Partial Fulfillment of the
Requirements of the Degree of
Master of Science in Electrical Engineering
(Computer Engineering)

Submitted By

Sherief Mohamed Reda El-Edel

B.Sc. Electrical Engineering
(Computer & Systems Engineering)
Ain Shams University, 1998

Supervised By

Prof. Dr. Mohamed A. Ghonaimy
Dr. Ashraf El-Farghally Salem
Dr. Ayman Mohamed Wahba

Approval Sheet

Name Sherief Mohamed Reda El-Edel
Thesis Combinational Equivalence Checking
Degree Master of Science in Electrical Engineering
(Computer Engineering)

Examiners Committee


Name, Title, and Affiliation

Signature

1. Prof. Mohamed Adeeb Reyad Ghonaimy
Computer & Systems Engineering Department
Faculty of Engineering
Ain Shams University, Cairo.




2. Prof. Magdy Fekry Ragaay
Electronics & Communication Engineering Department
Faculty of Engineering
Cairo University, Cairo.



3. Prof. Hani kamal Mahdi
Computer & Systems Engineering Department
Faculty of Engineering
Ain Shams University, Cairo.



4. Dr. Ashraf El-Farghally Salem
Computer & Systems Engineering Department
Faculty of Engineering
Ain Shams University, Cairo.



Date: /10/2000

Statement

This dissertation is submitted to Ain Shams University for the degree of Master of Science in Electrical Engineering (Computer Engineering).

The work included in this thesis was carried out by the author at the Computer and Systems Engineering department, Faculty of Engineering, Ain Shams University.

No part of this thesis has been submitted for a degree or qualification at other university or institution.

Name Sherief Mohamed Reda Ali El-Edel

Signature *Sherief Reda El-Edel*

Date 31 /10/ 2000

Abstract

Combinational Equivalence Checking

Sherief Mohamed Reda Ali El-Edel
Master of Science in Computer Engineering
Ain Shams University, 2000

Formal verification of digital circuits became an active research area in the last two decades. The pioneering work of Randal E. Bryant on Binary Decision Diagrams started a lot of research in this area. In addition, the shift of the design methodology from the schematic based to hardware description languages facilitates the introduction of formal verification in the design flow.

In this thesis, we focus on the combinational equivalence checking problem. We propose and implement three novel approaches. The first approach is based on reducing the search tree of the Boolean satisfiability formula using binary decision diagrams. The second approach integrates recursive learning and global implications in an iterative method. The third approach decomposes the circuits under verification and makes use of Boolean satisfiability, binary decision diagrams and functional learning to prove the circuit. In addition, we present a general verification framework where the different verification engines act as filters.

We also extend our work to sequential circuits. We study the reachability analysis problems of finite state machines. We show how don't cares can be used to reduce the transition relation BDD during symbolic image computation. We also perform reachability analysis using Boolean satisfiability and logic minimization techniques. Finally, sequential circuit verification based on the proposed techniques is studied and implemented.

For this thesis, the tool M-CHECK has been implemented in C for UNIX operating systems. The tool acts as a framework where the different ideas and algorithms are implemented and tested. The tool features 23 commands and it has been efficiently used to verify the ISCAS'85 benchmarks and industrial circuits of size up to 100K gates.

Keywords: Equivalence Checking, SAT, BDDs, Recursive Learning, Global Implications, Verification flow, ATPG, FSM symbolic traversal.

Acknowledgments

I sincerely thank Prof. Dr. Mohamed A. Ghonaimy for his strong interest in my research and for being chairman of my dissertation committee. Prof. Ghonaimy has provided me with guidance through writing this thesis. I also like to thank him for his encouragements to write technical reports during the Master period; these reports have been the backbone of this thesis.

I am indebted to my advisor Doctor Ashraf Salem for accepting me as his student. Special credits must be given to him for his valuable advices, stimulating discussions and assistance. Doctor Salem has proposed my research point, provided guidance and support throughout the entire Master period. Also, Doctor Salem has improved my technical writing skills by encouraging me to publish my thesis work as paper conferences. Professor Salem has helped me beyond what this acknowledgment can fairly tell.

I am deeply grateful for Dr. Ayman Wahba for introducing me to the field of VLSI CAD during my undergraduate project. I would like to thank him for being my supervisor and co-author of the papers we published. I am also indebted to him for providing the arrangements needed for my training period in the Verification of Digital System (VDS) Team at the TIMA laboratory, Grenoble, France.

I owe a lot to Professor Dominique Borriane whom I spent two months with her team at the TIMA laboratory, Grenoble, France. I would like to thank her for the support she gave me and for the flexibility she had shown when I began exploring different research avenues. The work in Chapter 5 was done in her laboratory and she has kindly reviewed it.

I also like to deeply thank Dr. Rolf Drechsler of the Albert Ludwigs-University Freiburg, Germany for his strong interest in my research work. Dr. Drechsler had kindly reviewed Section 4.4 and Chapter 5. I am quite honored for knowing him and putting his name in my acknowledgments after reading it on the covers of books, he authored, and from which we learned more about decision diagrams and their use in VLSI CAD.

I am also quite grateful for professors Prof. Magdy Fekry and Prof. Hani Mahdi for being members of my dissertation committee and for their interest in my work. I would like to thank them for spending a lot of their precious time reviewing my work.

I would like to thank my colleague Eng. Mohamed Sabry. Mohamed has helped me in the process of organizing and writing this thesis. I also like to thank him for his feedback on my work. I wish him all the best.

Finally, I would like to thank my parents and my sister Dalia for their support and encouragement during my whole life.