



SUPPORT OF FMA IN OPEN-SOURCE PROCESSOR

By

Ahmed Ali Ismail Ali Mohamed

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfillment of the
Requirements for the Degree of
MASTER OF SCIENCE
in
ELECTRONICS AND COMMUNICATIONS ENGINEERING

SUPPORT OF FMA IN OPEN-SOURCE PROCESSOR

By Ahmed Ali Ismail Ali Mohamed

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfillment of the
Requirements for the Degree of
MASTER OF SCIENCE
in

ELECTRONICS AND COMMUNICATIONS ENGINEERING

Under the Supervision of

Prof. Dr. Hossam A. H. Fahmy

Professor,
Electronics and Communications
Engineering,
Faculty of Engineering, Cairo University

FACULTY OF ENGINEERING, CAIRO UNIVERSITY GIZA, EGYPT 2016

SUPPORT OF FMA IN OPEN-SOURCE PROCESSOR

By Ahmed Ali Ismail

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfillment of the
Requirements for the Degree of
MASTER OF SCIENCE
in
ELECTRONICS AND COMMUNICATIONS ENGINEERING

Approved by the Examining Committee

Prof. Dr. Hossam A. H. Fahmy, Thesis Main Advisor

Prof. Dr. Ibrahim Mohamed Qamar, Internal Examiner

Prof. Dr. Ashraf M. Salem, External Examiner (Faculty of Engineering, Ain Shams University)

FACULTY OF ENGINEERING, CAIRO UNIVERSITY GIZA, EGYPT 2016 **Engineer's Name:** Ahmed Ali Ismail Ali Mohamed

Date of Birth: 04/02/1987 **Nationality:** Egyptian

E-mail: Ahmed_Ismail@mentor.com

Phone: 01001708043

Address: 3 Ibn el Ekhsheed st., Dokki, Giza

Registration Date: 01/10/2010 **Awarding Date:** 2016

Degree: Master of Science

Department: Electronics and electrical communications

Supervisors:

Prof. Dr. Hossam A. H. Fahmy

Examiners:

Prof. Dr. Hossam A. H. Fahmy, Thesis main advisor Prof. Dr. Ibrahim Mohamed Qamar, Internal examiner Prof. Dr. Ashraf M. Salem, External examiner, Faculty

of Engineering, Ain Shams University

Title of Thesis:

SUPPORT OF FMA IN OPEN-SOURCE PROCESSOR

Key Words:

FPU; FMA; Processor; ISA; Verification

Summary:

In this work, we have added the support of the Fused Multiply-Add (FMA) unit in OpenSparc T2 open-source processor. The FMA unit used supports both binary and decimal formats. The used FMA optimizes the area and power consumption by sharing most of the hardware between the binary and decimal operations.

The work done includes modifying the processor Instruction Set Architecture (ISA) to support the new operations, integrating the FMA unit inside the floating point unit of the processor, updating the processor to understand the new instructions and communicate correctly with the new unit. The work done also includes modifying the assembler to understand the assembly of the new instructions and generates the executable accordingly.

During our work we verified the FMA unit using Formal Verification technology and found and fixed many bugs in the implementation. We also proposed a methodology for verifying the floating point units using Formal Verification.



Acknowledgments

Praise be to Allah, Lord of the Worlds for all his blessings, and peace be upon prophet Mohamed and his companions.

I want to thank my family and wife for their invaluable support. Also thanks to all my friends for their help and support.

Finally, I would like to express my sincere gratitude to my advisor Prof. Hossam Fahmy for his support, patience and encouragement.

Table of Contents

ACKNOWLE	DGMENTS	I
TABLE OF C	ONTENTS	II
LIST OF TAB	BLES	V
LIST OF FIG	URES	VI
ABSTRACT		VII
CHAPTER 1 :	: INTRODUCTION	1
1.1.	FLOATING POINT ARITHMETIC	1
1.2.	BINARY FLOATING POINT ARITHMETIC	1
1.3.	DECIMAL FLOATING POINT ARITHMETIC	2
1.4.	IEEE STANDARD FOR FLOATING POINT ARITHMETIC	2
1.4.1.	Binary floating point numbers representation	
1.4.2.	Decimal floating point numbers representation	
1.4.3.	Special values	
1.4.4.	Flags and exceptions	5
1.4.4.1.	Invalid operation	
1.4.4.2.	Division by zero	
1.4.4.3.	Overflow	
1.4.4.4. 1.4.4.5.	Underflow	
1.4.5.	Rounding	
1.5.	THESIS ORGANIZATION	
CHAPTER 2 :	FLOATING POINT FUSED MULTIPLY-ADD UNIT	9
2.1.	FMA BASIC BLOCKS	9
2.2.	FMA UNIT DESCRIPTION	10
2.3.	DECODING THE INPUTS	
2.4.	MULTIPLICATION	
2.4.1.	Partial products generation	
2.4.1.1.	Decimal partial products generation	
2.4.1.2.	Binary partial products generation	
2.4.2.	Partial products reduction	18
2.5.	PREPARING THE ADDEND	19
2.6.	CARRY SAVE ADDER	22
2.7.	LEADING ZEROS ANTICIPATION	22
2.8.	REDUNDANT ADDER	
2.8.1.	Conversion from Binary/Decimal to Redundant	
2.8.2.	Redundant addition	
2.9.	NORMALIZATION SHIFTING	
2.10.	ROUNDING	
2.11.	FMA UNIT CONCLUSION	25

CHAPTER 3:	FMA UNIT VERIFICATION	27
3.1.	FMA UNIT INITIAL VERIFICATION	27
3.2.	FMA UNIT EXTENDED VERIFICATION	27
3.2.1.	FPU verification techniques and challenges	
3.2.1.1.	FPU simulation based verification	
3.2.1.2.	FPU Formal verification	
3.3.	APPLYING SIMULATION TEST VECTORS ON THE FMA UNIT	30
3.4.	APPLYING DESIGN CHECKS ON THE FMA UNIT	31
3.5.	FORMALLY VERIFYING FMA FUNCTIONALITY	35
3.5.1.	Testing the overall FMA functionality	35
3.5.1.1.	Formal verification tool	
3.5.1.2.	SystemVerilog language	
3.5.1.3. 3.5.2.	Defining system properties	
3.5.2.1.	Testing the FMA building blocks	
3.5.2.2.	Debugging the final binary exponent calculation unit	
3.6.	New proposed verification flow for the floating poi	
3.0.		43
3.6.1.	Testing and debugging the FMA unit	43
3.6.2.	Verifying the overall functionality of the FMA unit as a	
	testing	44
3.7.	FIXING FMA DESIGN FUNCTIONALITY	
3.8.	RE-VERIFYING THE DESIGN	49
3.9.	VERIFYING OTHER FP MULTIPLIERS USING OUR DEVELOPED	
	, E.M. 1110 0 111EN 1 1 110E111 EEEN 00110 00112 EEEN EE	49
3.10.	Conclusion	_
CHAPTER 4 : (OPENSPARC T2 PROCESSOR	51
4.1.	OPENSPARC T2 PROCESSOR OVERVIEW	51
4.2.	INSTRUCTION FETCH UNIT (IFU)	51
4.2.1.	Fetch unit	51
4.2.2.	Pick unit	52
4.2.3.	Decode unit	53
4.3.	EXECUTION UNIT	55
4.4.	LOAD STORE UNIT	56
4.5.	CACHE CROSSBAR	
4.6.	MEMORY MANAGEMENT UNIT	
4.7.	TRAP LOGIC UNIT	57
4.8.	FLOATING POINT UNIT	
4.8.1.	Interface with other units	
4.8.2.	Floating-Point State Register (FSR)	
4.8.3.	Conclusion	
	APTER 5: INCLUDING THE BINARY/DECIMAL FMA	
OPENSPARC T	T2 PROCESSOR	65
5.1.	RELATED WORK	65

REFERENC	ES	76
CHAPIER): CUNCLUSION AND FUTURE WORK	/5
CHADTED 4	5 : CONCLUSION AND FUTURE WORK	75
5.9.	FMA AREA CALCULATION	74
5.8.3.	gas/config/tc-sparc.c changes	73
5.8.2.	opcodes/sparc-opc.c changes	
5.8.1.	include/opcode/sparc.h changes	71
5.8.	SOFTWARE CHANGES	70
5.7.	TLU UNIT CHANGES	70
5.6.	DECODE UNIT CHANGES	70
5.5.	PICK UNIT CHANGES	69
5.4.	GASKET CHANGES	69
5.3.	FGU CHANGES	68
5.2.	SPARC ISA UPDATE	66

List of Tables

Table 1.1: Binary floating point formats	2
Table 1.2: Binary special values encodings	
Table 1.3: Decimal floating point formats	4
Table 1.4: Decimal to declet conversion	5
Table 2.1: selop signal decoding	12
Table 2.2: round signal decoding	12
Table 2.3: Decimal digit encoding in Radix-5 format	13
Table 2.4: Decimal digit selection bits in Radix-5 format	14
Table 2.5: Binary selection bits in Radix-4 format	17
Table 2.6: Decimal to redundant conversion	23
Table 2.7: Binary to redundant conversion	24
Table 3.1: Initial simulation results for the FMA unit	31
Table 3.2: Design issues in the FMA unit	31
Table 3.3: Test vector causing sNaN value to appear on the FMA output	39
Table 3.4: Test vector causing assertion firing	40
Table 3.5: Test vector causing wrong flags values	42
Table 3.6: Test vector causing wrong unexpected FP result	48
Table 3.7: Test vector causing wrong FP multiplier result	49
Table 3.8: Test vector causing wrong FP multiplier result	49
Table 4.1: OpenSparc T2 hazards	53
Table 4.2: FGU clock domains	63
Table 5.1: Opcode for the implementation dependent instructions	
Table 5.2: Op3 values for IMPDEP1 and IMPDEP2	66
Table 5.3: Op3 values for IMPDEP1 and IMPDEP2	66
Table 5.4: Opcode for the FMA instructions	66
Table 5.5: Op5 values for FMA operations	67
Table 5.6: Opcode for IMPDEP1	67
Table 5.7: Opf values for decimal operations	67
Table 5.8: FGU Area profile	74

List of Figures

Figure 1.1: Binary floating point encoding	3
Figure 1.2: Decimal floating point encoding	4
Figure 2.1: FMA block diagram	11
Figure 2.2: Final decimal partial product tree	
Figure 2.3: Final binary partial products tree	
Figure 2.4: Decimal shift cases	20
Figure 2.5: Binary shift cases	21
Figure 2.6: Procedure for converting to redundant	23
Figure 2.7: Procedure redundant addition	
Figure 3.1: Fixing undriven signal issue	32
Figure 3.2: Latch inferred due to wrong coding style	32
Figure 3.3: Fixing the coding style to avoid inferring latch in the design	33
Figure 3.4: Combinational loop issue in the design	
Figure 3.5: Fixing the combinational loop issue	33
Figure 3.6: Unreachable block of code issue	34
Figure 3.7: Optimizing the design by removing the unreachable code block	
Figure 3.8: Fixing the missing conditions in the case statement	35
Figure 3.9: Specifying cover directives to verify that the output signals can toggle	37
Figure 3.10: Checks for the binary floating point output variations	38
Figure 3.11: Assertions to verify the basic properties identified for the flags	40
Figure 3.12: Assertions to verify the binary CSA block	41
Figure 3.13: Assertion used to verify the final exponent calculation unit	42
Figure 3.14: Using assumption to direct the Formal to run on a specific scenario	43
Figure 3.15: Using assertion to verify overflow calculation	43
Figure 3.16: FPU verification checker	45
Figure 3.17: FPU verification checker workflow	47
Figure 4.1: OpenSparc T2 Core block diagram	52
Figure 4.2: Timing diagram for handling dependent instructions	54
Figure 4.3: EXU block diagram	55
Figure 4.4: Communication between the SPARC core and the L2 cache through the	
cache crossbar	
Figure 4.5: TLU basic blocks	57
Figure 4.6: Correct trap prediction	59
Figure 4.7: Trap mis-prediction	60
Figure 4.8: FGU block diagram	
Figure 4.9: FGU pipelines	62
Figure 4.10: FGU interface with other units	63
Figure 5.1: include/opcode/sparc.h changes	
Figure 5.2: opcodes/sparc-opc.c changes	
Figure 5.3: gas/config/tc-sparc.c changes	74

Abstract

In this work, we have added the support of the Fused Multiply-Add (FMA) unit in OpenSparc T2 open-source processor. The FMA unit used supports both binary and decimal formats, allowing us to complete the support for the binary floating point operations in the aforementioned processor since it was missing the FMA operations as well as adding initial support for decimal floating point operations which were totally missing in the processor. The used FMA optimizes the area and power consumption by sharing most of the hardware between the binary and decimal operations.

The support of more functionality on the processor hardware helps in improving the overall processing time, compared to the software implementations of the same functionality where the unsupported hardware instruction is replaced by multiple simpler instructions. The area considerations for the new hardware support can be minimized by optimizing the hardware implementation and reusing the hardware units in different operations. Also using newer technology with smaller feature size can reduce the overall area needed.

The work done includes modifying the processor Instruction Set Architecture (ISA) to support the new operations, integrating the FMA unit inside the floating point unit of the processor, updating the processor to understand the new instructions and communicate correctly with the new unit. The work done also includes modifying the assembler to understand the assembly of the new instructions and generates the executable accordingly.

The new functionality of the processor is verified by updating the processor testing environment with new tests to exercise the new instructions, the old functionality of the processor is also verified in the different scenarios by using the processor available regression tests.

During our work we verified the FMA unit using Formal Verification technology and found and fixed many bugs in the implementation. We also proposed a methodology for verifying the floating point units using Formal Verification.

Chapter 1: Introduction

1.1. Floating point arithmetic

The floating point arithmetic is used in many applications that require complex calculations and accurate results with large dynamic range. The fixed point arithmetic although much simpler and can use the integer units in the processor, but it supports very small range of numbers. For the same number of bits, the fixed point numbers have a choice of either precision or supporting large numbers while floating point numbers can support both. Taking an eight bits number as an example, only 256 different numbers can be represented in either fixed or floating point numbers, the selection of the fixed point location will limit both the range and precision of the number to a fixed value. Assuming the point position is selected to be 2 bits from the right, then the maximum fixed point number is 64 and the precision is 0.25. On the other side if we defined a floating point number with 2 bits to define the point position within the least significant 6 bits then we can reach the same maximum value but with higher precision of 0.0625. The floating point benefits will come with the cost of adding extra complexity in the calculations which turns into extra delay and larger hardware area.

Floating point operations can be done on any processor even if the processor has no floating point support on the hardware. However, the usage of the software libraries to perform the floating point operations slows down the computation. A dedicated floating point unit (FPU) is supported in many processors today since doing the operation on hardware saves both time and power [1].

Benchmarking for the support of decimal floating point (DFP) in hardware versus the support in software has been done in [2], authors have concluded that large improvement in the DFP applications is achieved when having the support in hardware. The benchmark results showed that more than 75% of the execution time is spent in DFP functions if evaluated in software. The hardware support speedup ranges from 1.3 to 31.2 on different benchmarks. In [3] the energy-delay product improvement due to the use of hardware support was reported over 500.

1.2. Binary floating point arithmetic

The binary floating point (BFP) units have been available in commercial computers since 1950's [4]. The numbers in BFP format are represented by three parts: sign, exponent and mantissa. The mantissa is similar to the integer representation and therefore can use the same integer units or techniques for the mantissa calculations. In fact in some processors such as the OpenSparc T2 processor, as we will explain in more details in Chapter 4, the integer and binary floating point multiplication and division are sharing the same units.

1.3. Decimal floating point arithmetic

The main limitation for the BFP arithmetic is the ability to handle the common fractions accurately. The common fraction 0.1 as an example cannot be described accurately using BFP number using finite number of bits. This limitation may cause a large errors in some of the financial applications causing large loss for the companies due to truncation error [5]

Therefore the increasing demand on DFP arithmetic is more obvious in military and financial applications.

1.4. IEEE standard for floating point arithmetic

The floating point arithmetic standard (IEEE 754) was published in 1985 and updated in 2008 (IEEE 754-2008) [6]. The standard was defined to make sure that the results are correct and consistent if the operation is done through hardware unit, software library, or combination of both. The software development can be compatible across different machines if the operations are following the standard. The standard specifies binary and decimal formats for the floating point numbers. The standard specifies five basic formats which are three binary formats with encodings of lengths 32, 64, and 128 bits (also known as single, double and quad precisions) and two decimal formats with encodings in lengths of 64 and 128 bits. The standard also specifies possible extensions to these formats.

The floating point numbers are defined in the following form: $(-1)^s$ x b^e x m, where s is the sign and can take values 0 or 1, b is the radix and can be either 2 for binary and 10 for decimal, e is the exponent and can be any integer between emin and emax (the emin and emax varies from one format to another but will always follow the rule that emin = 1 - emax), and m is the significand of the number. The number of bits in the significand is the precision (p) and the values of each digit in the significand is between 0 and b. The standard defines +ve and -ve zeros. Beside that the standard specifies four more floating point values which are two infinities (+ ∞ and - ∞) and two Not a Number (NaNs) which are qNaN (quiet) and sNaN (signaling).

1.4.1. Binary floating point numbers representation

The binary floating point numbers have the radix of 2. The basic binary floating point formats defined in the standard are represented in Table 1.1

Parameter	Binary 32	Binary 64	Binary 128
Precision (p)	24	53	113
Emax	127	1023	16383
exponent field width	8	11	15

Table 1.1: Binary floating point formats

The encoding for the binary number in each format is unique, i.e. each number can be represented in only one possible encoding. The binary numbers encoding is shown in Figure 1.1 where the most significant bit (MSB) represents the sign, the next w bits are representing the biased exponent, and the least significant p-1 bits are used for the trailing significand. The biased exponent is defined as E = e + bias where bias is fixed number for every binary format which is equal to emax. The MSB of the significand is hidden so the total number of bits for the significand is p. The hidden bit can be either 0 or 1 according to the exponent value, those are called normal and subnormal numbers respectively.




Figure 1.1: Binary floating point encoding

The exponent for normal binary floating point numbers is in the range 1 to $2^w - 2$, the remaining two values for the exponent which are 0 and $2^w - 1$ are reserved for the following special representations:

- 1. E = 0 is used to encode ± 0 and the subnormal numbers
- 2. $E = 2^w 1$ is used to encode $\pm \infty$ and the NaNs

The normal binary floating point numbers have a hidden 1 in the significand and are represented as $(-1)^s \times 2^e \times 1$. significand, the largest number that can be represented in this format is $(-1)^s \times 2^{2w-2} \times 1$. 2^{p-1} while the smallest normal binary floating point number is represented by E=1 and trailing significand (T) = 0 and is equivalent to $(-1)^s \times 2^{1-bias}$. The numbers smaller than the smallest normal values are called subnormal and have leading hidden 0, with the exponent bits are all zeros. The maximum subnormal number is $(-1)^s \times 2^{-bias} \times 0$. 2^{p-1} .

Because of the hidden 1 in the normal binary numbers, the binary operations requires normalization step at the end to bring the result back to the normal form in case the result is not subnormal, this is not always needed in the decimal operations since the result can be un-normalized as shown in next section.

The biased exponent $\mathbf{E} = 2^w - 1$ is used to represent special values as shown in Table 1.2

Table 1.2: Binary special values encodings

The 0 binary number is represented by the encoding of E = 0 and T = 0. The standard supports ± 0 which is useful in case of division by zero to identify of the result is +ve or $-ve \infty$.

1.4.2. Decimal floating point numbers representation

The decimal floating point numbers have the radix of 10. The decimal floating point numbers are more convenient in some applications like the financial and military applications where the error impact can be very large. The decimal floating point numbers are more familiar to the human since it is used in the their normal operations, the decimal floating point numbers can also specify some numbers that the binary cannot specify accurately in finite number of bits such as the number 0.1.

The IEEE 754-2008 added support for the decimal floating point arithmetic, the standard specifies two basic encodings for the decimal formats as explained in Table 1.3.

Parameter	Decimal 64	Decimal 128
Precision (p)	16	34
emax	384	6144
combination field width in bits	13	17

Table 1.3: Decimal floating point formats

The decimal encoding -unlike the binary one- allows multiple representation for the value, all the representations for the same value are called cohort. The different encodings for the same decimal number allows the system to maintain the precision of the result, for example the two numbers 5×10^{-2} and 50×10^{-3} are equivalent but the precision in the second number is greater by 1 digit. The number of available cohorts for each values varies according to the number of trailing zeros in the value as well as the difference between exponent and the maximum and minimum exponents. The maximum number of cohorts for decimal floating point number is equal to the number of digits in the significand of this number. The standard specifies the preferred exponent -out of all the available cohorts- of the number for each operation to make sure that results are consistent across the different implementations.

The decimal numbers encoding is shown in Figure 1.2, the MSB of the number is the sign bit, the next w+5 bits (G) are representing the exponent and the last t trailing bits are representing the trailing significand (T).




Figure 1.2: Decimal floating point encoding

The standard specifies two ways to encode the significand, the first one is the decimal encoding using densely-packed-decimal encoding, the other way is to use binary encoding and consider all the t significand bits as one integer value with range from 0 to $2^t - 1$. The binary encoding can be used efficiently if the decimal floating point operations are done on the software since the operations can reuse the integer execution