



Ain Shams University
Faculty of Engineering
Electronics and Communications Department

Design of Continuous-Time Sigma Delta Modulators

A thesis

submitted in partial fulfillment of the requirements of the degree
of Master of Science in Electrical Engineering

Ahmed Abdelmoneim Essawy Ibrahim
B.Sc. of Electrical Engineering
(Electronics and Communications Department)
Ain Shams University, 2008

Supervised by
Dr. Ayman Hassan Ismail
Prof. Mohamed Amin Dessouky

EXAMINERS' COMMITTEE

Name: Ahmed Abdelmoneim Essawy Ibrahim

Thesis: Design of Continuous-Time Sigma Delta Modulators

Degree: Master of Science in Electrical Engineering

Title, Name and Affiliation

Signature

Prof. Elsayed Mostafa Saad

Helwan University,
Faculty of Engineering,
Electronics and Communications Engineering Dept.

.....

Prof. Khaled Mohamed Sharaf

Ain Shams University,
Faculty of Engineering,
Electronics and Communications Engineering Dept.

.....

Prof. Mohamed Amin Dessouky

Ain Shams University,
Faculty of Engineering,
Electronics and Communications Engineering Dept.

.....

Date: 21 / 06 / 2014

STATEMENT

This dissertation is submitted to Ain Shams University for the degree of Master of Science in Electrical Engineering (Electronics and Communications Engineering).

The work included in this thesis was carried out by the author at the Electronics and Communications Engineering Department, Faculty of Engineering, Ain Shams University, Cairo, Egypt.

No part of this thesis was submitted for a degree or a qualification at any other university or institution.

Name: Ahmed Abdelmoneim Essawy

Signature:

Date:

CURRICULUM VITAE

Name of Researcher : Ahmed Abdelmoneim Essawy
Date of Birth : 15/2/1987
Place of Birth : Egypt
First University Degree : B.Sc. in Electrical Engineering
Name of University : Ain Shams University
Date of Degree : June 2008

Contents

List of Figures	1
List of Tables	4
Nomenclature	7
Abstract	9
1 Introduction	11
1.1 Motivation	11
1.2 Thesis Outline	11
2 An Overview on Sigma Delta ADCs	13
2.1 Fundamentals Of Oversampling $\Sigma\Delta$ ADCs	13
2.1.1 Oversampling	13
2.1.2 Noise Shaping	15
2.2 Ideal Performance of $\Sigma\Delta$ ADCs	16
2.3 Single-Loop $\Sigma\Delta$ Architectures	17
2.3.1 Loop Filter Architectures	17
2.3.2 NTF Zeroes Optimization	18
2.4 Performance Comparison of Traditional $\Sigma\Delta$ Topologies	20
2.5 Discrete-Time versus Continuous-Time $\Sigma\Delta$ Modulators	21
2.6 Discrete-Time to Continuous-Time Conversion	22
2.6.1 Impulse-Invariant Transformation	22
2.6.2 Feedback Pulse Shape Advantages and Disadvantages	24
2.7 Continuous-Time Filter Implementation	25
2.8 DAC Implementation	28
2.9 Quantizer Implementation	30
2.10 Chapter Summary	30
3 A Literature Survey on Low-Voltage CT Sigma Delta Modulator	31
3.1 State of The $\Sigma\Delta$ modulators	31
3.1.1 State of The Art ADCs	31
3.1.2 State of The Art On $\Sigma\Delta$ modulators	32
3.1.3 Low Voltage Discrete-Time $\Sigma\Delta$ ADCs	32
3.2 Low Voltage Continuous-Time $\Sigma\Delta$ ADCs	34
3.2.1 Pseudo-Differential Amplifier Techniques	34

3.2.2	Bulk Input Based Technique	36
3.2.3	Threshold Voltage Tuning Through Bulk Based Techniques . .	38
3.2.4	Frequency-To-Digital Converter Based Technique	39
3.2.5	Other Implementations	41
3.3	Summary	41
4	System Level Design of Low-Voltage CT Sigma Delta Modulator	43
4.1	ADC Target Specifications	43
4.2	Noise Budgeting	43
4.3	Noise Transfer Function Selection	45
4.4	Feedback Pulse Shape Selection	46
4.5	Conversion of selected $H(z)$ to $H(s)$	47
4.5.1	Conversion steps	47
4.6	Loop Filter Architecture Selection	49
4.7	Noise Analysis of the modulator	50
4.7.1	Coefficients to Circuits Mapping	50
4.7.2	Noise Analysis	53
4.8	Behavioral Modeling of the Modulator	57
4.8.1	Filter Non-idealities	57
4.8.2	DAC Non-idealities	61
4.8.3	Quantizer Non-Linearity	63
4.9	Summary	64
5	Circuit Implementation and Simulation Result	65
5.1	Inverter Based OTA	65
5.1.1	Inverter-Based OTA Analysis	65
5.1.2	Inverter-Based OTA Schematic & Simulation Results	67
5.2	The First Modulator Implementation	69
5.2.1	Integrator Design	69
5.2.2	Feedback DAC Design	71
5.2.3	Quantizer Design	72
5.2.4	Summing Amplifier Design	74
5.2.5	The Entire Modulator Implementation	75
5.3	The Second Modulator Implementation	78
5.3.1	Integrator Design	78
5.3.2	Feedback DAC Design	78
5.3.3	Quantizer Design	79
5.3.4	Summing Amplifier Design	79
5.3.5	The Entire Modulator Implementation	79
5.4	Performance Summary and Comparison	82
6	Conclusions and Suggested Future Work	89
6.1	Conclusions	89
6.2	Suggested Future Work	90

Acknowledgments	91
Bibliography	93
Abstract	99

List of Figures

2.1	Anti-aliasing filter for: (a) Nyquist-rate converters, (b) Oversampling converters. Shadowed images correspond to those created by the sampling process.	13
2.2	PSD of the Quantization Error of an Oversampled Converter.	14
2.3	General Structure of a single-quantizer $\Sigma\Delta$ Modulator[Schreier 97].	17
2.4	The CIFB Structure[Schreier 97].	18
2.5	The CIFF Structure[Schreier 97].	19
2.6	NTF Zeroes realization in the CIFB Structure[Schreier 97].	19
2.7	NTF Zeroes realization in the CIFF Structure[Schreier 97].	20
2.8	Peak SNR vs. oversampling ratio for different modulators topologies. SLi: i-th order single-loop modulator; Mi: i-th order 4-bit single-loop modulator; Cijk: Cascaded modulator i-j-k[Yao 06].	21
2.9	Loop filter representation for DT and CT modulators (a) DT modulator; (b) CT modulator.	23
2.10	Jitter effect on the DAC pulse	24
2.11	NRZ feedback DAC pulse shapes with finite rise and fall times.	25
2.12	RZ feedback DAC pulse shapes with finite rise and fall times.	25
2.13	Simplified schematic of a fully differential Gm-C integrator with CMFB circuit and parasitic capacitances Cp.	26
2.14	Fully differential active Gm-C integrator.	27
2.15	Simple fully differential active RC-integrator	27
2.16	Resistive feedback DAC implementation.	29
2.17	Current-steering feedback DAC architectures.	29
3.1	Comparison of the state-of-the-art performance of $\Sigma\Delta$ ADCs and Nyquist-rate ADCs DR versus DOR[de la Rosa 11]	31
3.2	Comparison of the state-of-the-art performance of $\Sigma\Delta$ ADCs and Nyquist-rate ADCs FOM versus DOR[de la Rosa 11]	32
3.3	Comparison of the state-of-the-art performance of $\Sigma\Delta$ ADCs DR vs bandwidth[de la Rosa 11]	33
3.4	Comparison of the state-of-the-art performance of $\Sigma\Delta$ ADCs FOM vs bandwidth[de la Rosa 11]	34
3.5	The low voltage differential integrator in [Ueno 04]	35
3.6	The used common mode feedback in [Ueno 04]	35
3.7	The pseudo-differential OTA used in [Zeller 13]	36
3.8	The bulk input low voltage OTA used in [Kong-Pang Pun 07]	37

3.9	The OTA biasing circuits used in [Kong-Pang Pun 07]	37
3.10	The input bulk comparator in [Kong-Pang Pun 07]	38
3.11	The cross-coupled assisted OTA in [Zhang 09]	39
3.12	The body driven rail to rail input CMFB circuit in [Zhang 09]	39
3.13	(a)The pseudo-differential OTA (b)The cmfb amplifier in [Bautista 10]	40
3.14	First-order single-bit FDSM reported in [Wismar 06]	40
4.1	The Designed NTF root locus	46
4.2	The Designed NTF and STF of the $\Sigma\Delta$ Modulator	49
4.3	Step response of DT loop filter and it's CT counterpart. Circles indicating sampling instances at quantizer input.	50
4.4	Thermal noise model of loop filter showing noise addition of each noise contributor.	53
4.5	The top level model of the $\Sigma\Delta$ modulator	57
4.6	The output spectrum of Simulink model	58
4.7	In-band noise (<i>IBN</i>) versus DC gain of amplifiers	59
4.8	GBW effect on IBN of the modulator	60
4.9	Effect of jitter on IBN of modulator	63
5.1	Inverter based amplifier	66
5.2	The schematic of the inverter-based OTA	68
5.4	Current consumption vs supply sweep	68
5.3	Sweep of the supply vs gain,gbw	69
5.5	Open loop gain and phase response with a 800fF load cap	70
5.6	RC integrator transfer function vs ideal one	70
5.7	FFT of the Modulator Output for $0.25T_s$ feedback delay compensation. All three amplifiers in transistor level while the rest of the modulator as behavioral.	71
5.8	The RZ current steering push pull DAC	72
5.9	The schematic of the current steering DAC	73
5.10	The schematic of the RZ logic	74
5.11	DAC output current waveform DAC simulation.	75
5.12	The quantizer top level	75
5.13	The schematic of the quantizer	76
5.14	Waveforms describing comparator internal operation	77
5.15	The first modulator summing amplifier	77
5.16	Thermal Noise AC simulations for the first modulator in V^2/Hz showing the in-band contributions of the loop filter without the feedback DAC	78
5.17	Thermal Noise AC simulations showing the output referred noise of the feedback DAC	79
5.18	PSD of the modulator output for all transistor level simulation.	80
5.19	Gm-C transfer function vs ideal one	81
5.20	The second modulator summing amplifier	81

5.21	Thermal Noise AC simulations for the second modulator in V^2/Hz showing the in-band contributions of the loop filter without the feedback DAC	81
5.22	PSD of the modulator output for all transistor level simulation. . . .	82
5.23	The schematic of the first modulator	86
5.24	The schematic of the second modulator	87