

بسم الله الرحمن الرحيم



-Call 6000





شبكة المعلومات الجامعية التوثيق الالكتروني والميكروفيلم





جامعة عين شمس

التوثيق الإلكتروني والميكروفيلم

قسم

نقسم بالله العظيم أن المادة التي تم توثيقها وتسجيلها علي هذه الأقراص المدمجة قد أعدت دون أية تغيرات



يجب أن

تحفظ هذه الأقراص المدمجة يعيدا عن الغيار













بالرسالة صفحات لم ترد بالأصل





Ain Shams University Faculty of Engineering Electronics and Communications Department

Phase-Locked Loop for High Speed Serial Data Links

A Thesis

Submitted in partial fulfillment for the requirements of Master of Science degree in Electrical Engineering

Submitted by:

Rania Hassan Mekky

B.Sc. of Electrical Engineering (Electrical and Communications Department)
Ain Shams University, 2005.

Supervised by:

Prof. Dr. Magdy Mahmoud Ibrahim Dr. Mohamed Amin Dessouky

Cairo 2009

Examiners Committee

Master of Science in Electrical Engineering

Phase-Locked Loop for High Speed Serial Data Links

Rania Hassan Mekky

Name: Thesis:

Degree:

Signature Title, Name and Affiliation Prof. Dr. Elsayed Mostafa Saad Helwan University, Faculty of Engineering, Electronics and Communications Department. Prof. Dr. Hani Fikry Ragai Ain Shams University, Faculty of Engineering, Electronics and Communications Department. Prof. Dr. Magdy Mahmoud Ibrahim Ain Shams University, Faculty of Engineering, Electronics and Communications Department. Dr. Mohamed Amin Dessouky Ain Shams University, Faculty of Engineering, Electronics and Communications Department.

Date: 27/6/2009

Curriculum Vitae

Name: Rania Hassan Abdel Latif Abdel Rahim Mekky.

Date of Birth: 17/3/1984. Place of Birth: Cairo, Egypt.

First University Degree: B.Sc. in Electrical Engineering.

Name of University: Ain Shams University.

Date of Degree: June 2005.

Statement

This dissertation is submitted to Ain Shams University for the degree of Master of Science in Electrical Engineering (Electronics and Communications Engineering).

The work included in this thesis was carried out by the author at the Electronics and Communications Engineering Department, Faculty of Engineering, Ain Shams University, Cairo, Egypt.

No part of this thesis was submitted for a degree or a qualification at any other university or institution.

Name: Rania Hassan Mekky.

Date: 21/3/2009.

Acknowledgment

All praise is due to Allah, Most Merciful, the Lord of the Worlds, Who taught man what he knew not. I would like to thank God Almighty for bestowing upon me the chance, strength and ability to complete this work.

I would like to express my thanks and gratitude to my advisers Prof.Dr Magdy Ibrahim and Dr. Mohamed Dessouky for their genuine guidance during my research.

I wish to thank Mentor Graphics Egypt for supporting me with all the needed resources to make my research during the period I worked for. Also I'd like to thank Newport Media for supporting especially the RF Team Dr. Hassan Elwan, Dr Ahmed Emira, Dr. Ahmed Nader and Mohamed Omar.

Finally, I would like to express my deepest appreciation to my family and my friends. In particular, I am always indebted to my parents for their constant support, love and patience. Without their continued support, I would have not accomplished this effort. I would like to thank my sister and two brothers for being so supportive and encouraging throughout years of my study.

Of course, I say first and foremost "Thanks to ALLAH".

To Mum and Dad.

Abstract

This thesis aims to introduce a design for a fully integrated low-jitter multi-standard phase-locked loop (PLL) used as multi-standard clock generator for Serializer-Deserializer (SerDes). The PLL is used for applications in frequency range of 0.8-6.3GHz with spread spectrum clocking feature to solve the electromagnetic interference (EMI) problem. For cost effect solution, fractional-N PLL is used to support the multi-standards such as PCI Express and XAUI with spread spectrum clocking for the SATA standard. Higher-order $\Sigma\Delta$ modulation reduces inband quantization noise by allowing the loop bandwidth to be increased without increasing the total phase noise. Third order $\Sigma\Delta$ MASH modulator is chosen. Forth order Type II charge pump PLL architecture is implemented. The loop type and order are determined based on system level design.

The SSCG supports the SATA I, II, III with 30 to 33 kHz triangular modulation profile and 5000 ppm frequency deviation with EMI reduction 20 dB.

Gain-boosting technique is used with charge pump (CP) to get low mismatch with wide compliance range.

For minimum area, ring oscillator is used as voltage-controlled oscillator (VCO). A multirange VCO is proposed to handle the wide range of operation. Extended multi-modulus divider (MMD) is used to cover the wide devision ratios.

Switching activity in large digital systems introduces power supply or substrate noise which perturb the more sensitive blocks in a PLL, in particular, CP, VCOs and clock buffers. Two different supply domains are introduced, one for the sensitive blocks and the other one for the aggressor blocks. The block level design and implementation are demonstrated. Moreover, circuits' simulations, layouts and post layout simulations for each block as well as the complete system are introduced. The system can support operating frequency range from 0.8 to 6.3GHz with less than 6.5 ps rms jitter and power consumption of 7mW at 6.3GHz. The PLL is implemented in 90nm CMOS generic technology. The CMOS generic technology is common used in industry for cost reasons. There are no inductors nor MIM capacitors used in the design, Only core, input-output devices and poly resistors are used. The capacitors are implemented using NMOS capacitors. The PLL occupies small area of $0.14 \times 0.16 \ mm^2$.

Contents

List of Tables										
Li	List of Figures									
Li	st of	Symb	ols and Abbreviations	xii						
1	Introduction									
	1.1	Motiv	ation	1						
	1.2	Parall	el and Serial Backplanes	2						
	1.3	SerDe	······································	4						
	1.4	Spread	d Spectrum Clocking	7						
	1.5		s Outline	7						
2	Ser	Des Cl	lock Generator	9						
	2.1	Literature Review for SerDes PLL								
		2.1.1	Integer- N Charge Pump PLL Architecture	9						
		2.1.2	Dual-Path Charge Pump PLL Architecture	11						
	2.2	Litera	ture Review for SSCG	12						
		2.2.1	Input Reference Frequency Modulation	12						
		2.2.2	VCO Modulation	13						
		2.2.3	Output Phase Interpolation Modulation	14						
		2.2.4	Frequency Divider Modulation	14						
		2.2.5	Combination Between Two Different Types of Modulation	15						
	2.3	Requi	red Specifications and Architecture Selection	16						

PLI	Σ Syste	em Design	18				
3.1	Fractio	onal- N PLL	18				
3.2	$\Sigma\Delta$ Fr	eactional- N PLL System Level Design	21				
	3.2.1	$\Sigma\Delta$ Modulator in Fractional-N PLL	21				
	3.2.2	Loop Bandwidth f_c	25				
	3.2.3	System Design and Loop Filter	29				
3.3	SSCG	System Design	36				
	3.3.1	FM-Based SSC	36				
	3.3.2	Fractional- N PLL System Design for SSCG	36				
3.4	Supply	y Noise Reduction	39				
Circ	Circuit Design						
4.1	Phase-	-Frequency Detector	42				
	4.1.1	PFD Operation	42				
	4.1.2	PFD Dead Zone Problem	44				
	4.1.3	PFD Simulation Results	44				
4.2	Charge	e Pump	47				
	4.2.1	CP Implementation, Problems and Solution	47				
	4.2.2	Low-Mismatch Gain Boosting Charge Pump	48				
	4.2.3	CP Simulation Results	52				
4.3	Voltag	ge-Controlled oscillator	57				
	4.3.1	Oscillation Basics	57				
	4.3.2	VCO Types	58				
		4.3.2.1 LC Oscillator	58				
		4.3.2.2 Ring Oscillator	59				
	4.3.3	VCO Design	59				
		4.3.3.1 CCO & Delay Cell Design	60				
		4.3.3.2 V-I Circuit Design	62				
	4.3.4	VCO Simulation Results	62				
4.4	Freque	ency Divider	67				
	4.4.1	Multi-Modulus Divider	67				
	4.4.2	Extended Division Ratio MMD Implementation	68				
	3.1 3.2 3.3 3.4 Circ 4.1 4.2	3.1 Fraction 3.2 ΣΔ Fraction 3.2.1 3.2.2 3.2.3 3.3 SSCG 3.3.1 3.3.2 3.4 Supply Circuit December 4.1.1 4.1.2 4.1.3 4.1.2 4.1.3 4.2 Charge 4.2.1 4.2.2 4.2.3 4.3 Voltage 4.3.1 4.3.2 4.3.3 4.3.4 4.4 Frequence 4.4.1	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				

	4.4.3		Logic Implementation of the $2/3$ Divider Cells	68			
		4.4.4	Circuit Implementation of the 2/3 Divider Cell	70			
			4.4.4.1 CML Latch	70			
			4.4.4.2 Advantages and Disadvantages of the CML over the CMOS	71			
			4.4.4.3 CML to CMOS stage	73			
			4.4.4.4 CMOS Latch	73			
		4.4.5	Simulation Results	75			
	4.5	ΣΔ Μ	Iodulator	84			
		4.5.1	$\Sigma\Delta$ Modulator Design	84			
		4.5.2	$\Sigma\Delta$ Modulator simulation Results	86			
4.6		Miscel	llaneous Circuits	88			
		4.6.1	SSCG modulating signal generator	88			
		4.6.2	Voltage Level Shifter	88			
				90			
5	System Integration and Simulation Results						
	5.1		n Integration	90			
	5.2	Simula	ations Results	92			
		5.2.1	Integer- N PLL	92			
		5.2.2	Fractional- N PLL	97			
		5.2.3	SSCG	99			
	5.3	Systen	n Layout	102			
	5.4	Perfor	mance Summary	104			
C	onclu	sions		106			
	Sum	mary		106			
	Futu	ıre Wor	·k	106			
\mathbf{A}	ppen	dix		108			
	Mat	lab Cod	des	108			
	Veri	logA Co	odes	110			
	VHI	OL Cod	les	112			
\mathbf{R}	efere	nces		114			