



AIN SHAMS UNIVERSITY
FACULTY OF ENGINEERING
Electronics and Communications Engineering Department

Multi-Giga Microstrip Wireless Transceiver Design

A Thesis

Submitted in partial fulfillment of the requirements of the degree of
Master of Science in Electrical Engineering

Submitted by
Mohamed Aly Mahmoud Elkhoully

B.Sc. of Electrical Engineering
(Electronics and Communications Engineering)
Ain Shams University, 2003

Supervised By
Prof. Khalid M. Sharaf

Cairo, 2008

Examiners' Committee

Name: **Mohamed Aly Mahmoud Elkhoully**
Thesis: Multi-Giga Microstrip Wireless Transceiver Design
Degree: Master of Science in Electrical Engineering

Title, Name and Affiliation

Signature

Prof. Ibrahim Ahmed Salem

Military Technical college

.....

Electronics and Communications Engineering Dept.

Prof. Hadya Mohamed Ehenawy

Ain Shams University,

.....

Faculty of Engineering,

Electronics and Communications Engineering Dept.

Prof. Khaled Mohamed W. Sharaf

Ain Shams University,

.....

Faculty of Engineering,

Electronics and Communications Engineering Dept.

Date:

ACKNOWLEDGEMENT

الحمد لله رب العالمين

I would like first to thank my supervisor Dr. Khalid M. Sharaf for his continuous guidance, encouragement, help and patience. I learned a lot from him and really I am honored to work under his supervision.

I would like to thank Quicktel R&D department managers Dr. Khalid Talaat & Dr Ayman Mustafa. They allowed me to use the lab equipment to measure all circuits

Many thanks to Hosam Baheeg and Abdullah Farouq for their great help while fabricating the microwave PCBs really without their help this work shouldn't be complete. I would like to thanks Eng. Ahmed El-Sanhoury, CDMA HW Team Leader for his great support and fruitful discussions about different transceiver architectures and issues in mixer design. I would like to thank all my friends and colleagues for their support and help during my thesis. Special thanks to Khedr Saifan, Amr Abd El-baset, Mohamed El-Dakroury, Nermine Kamel and Reem Khatab.

Very special thanks to Tuncay Bursali for his great support and very helpful hints in PA design and ADS simulation setups, really I learned a lot from him.

I would like to thank Ahmed Sallam for his great help in reviewing the thesis.

Also I would like to thank Stephanie Knight from Filtronic Semiconductors, especially she provided me with the samples of the pHEMTs. I really appreciate her help. Also I should thank Clare O'Brien

from Taconic Advanced Dielectric Division for providing me with RF and Microwave substrate samples.

Last but not least, I would like to thank my family for their patience, support care, and love.

STATEMENT

This dissertation is submitted to Ain Shams University for the degree of Master of Science in Electrical Engineering (Electronics and Communications Engineering).

The work included in this thesis was carried out by the author at the Electronics and Communications Engineering Department, Faculty of Engineering, Ain Shams University, Cairo, Egypt.

No part of this thesis was submitted for a degree or a qualification at any other university or institution.

Name: Mohamed Aly Mahmoud Elkhoully

Signature:

Date:

Curriculum Vitae

Name of Researcher	Mohamed Aly Mahmoud Elkhoully
Date of Birth	13/7/1981
Place of Birth	Egypt
First University Degree	B.Sc. in Electrical Engineering
Name of University	Ain Shams University
Date of Degree	June 2003

ABSTRACT

Mohamed Aly Mahmoud Elkhuly, Multi-Giga Microstrip Wireless Transceiver Design, Master of Science dissertation, Ain Shams University, 2008.

This dissertation demonstrates the design of multi Giga wireless transceiver using microstrip technology. It begins by introduction in microwave active devices like; Metal Semiconductor Field Effect Transistor (MESFET) and High Electron Mobility Transistor (HEMT) then a survey on some basic microwave circuits concepts like different power definitions, stability and S parameter microwave amplifier design techniques. Next it presents the system analysis and design of the transceiver, from architecture selection to determination of the transceiver components specifications, so the system achieves the desired performance. It concentrates in our application which is 7 GHz microwave point to point link for digital radios and wireless network backhaul. The design of complete transmitter and receiver circuits is then presented; the designed blocks will be fabricated and measured. The dissertation shows a comparison between the simulation and measurement results of each block like Low Noise Amplifier (LNA), Gain Stage, down conversion Mixer, Up Conversion Mixer, Power Amplifier (PA).

Key Words: MESFET, HEMT, Microstrip, Microwave Point to Point, LNA, Mixer, Driver Amplifier, gain, Noise Figure, Linearity

Table of Contents

LIST OF FIGURES	IV
LIST OF TABLES	XII
CHAPTER 1 INTRODUCTION	1
1.1 THESIS ORGANIZATION	4
CHAPTER 2 PASSIVE AND ACTIVE MICROWAVE DEVICES	6
2.1 INTRODUCTION	6
2.2 MICROSTRIP TRANSMISSION LINE	7
2.3 WILKINSON POWER DIVIDER / COMBINER	8
2.4 MICROSTRIP RESONATOR	10
2.5 MESFET	11
2.5.1 MESFET Basic Operation Principles	12
2.5.2 MESFET Circuit Model	16
2.6 HEMT	16
2.6.1 Pseudomorphic HEMT	18
CHAPTER 3 S PARAMETER DESIGN TECHNIQUES	20
3.1 INTRODUCTION	20
3.2 POWER GAIN DEFINITIONS	21
3.3 STABILITY CONSIDERATIONS	24
3.4 AMPLIFIER DESIGN FOR MAXIMUM SMALL SIGNAL GAIN	26
3.5 AMPLIFIER DESIGN USING NOISE AND GAIN CIRCLES	30
CHAPTER 4 SYSTEM ANALYSIS AND DESIGN	33
4.1 INTRODUCTION	33
4.2 SYSTEM SPECIFICATIONS	34
4.3 TRANSMITTER	35
4.3.1 Transmitter Architectures	36
4.3.2 System Design of Heterodyne Transmitter	39
4.4 RECEIVER	43
4.4.1 Receiver Architectures	44
4.4.2 Super-Heterodyne Receiver System Design	49
4.4.3 Super-Heterodyne Receiver Simulation and optimization	57
4.4.4 Receiver BER Simulation	60

CHAPTER 5 TRANSMITTER CIRCUITS DESIGN	62
5.1 INTRODUCTION	62
5.2 UP CONVERSION MIXER	63
5.2.1 Resistive FET Mixer	66
5.3 DRIVER AMPLIFIER	78
5.3.1 Single Stage Driver Amplifier Design.....	78
5.3.2 Two Stage Driver Amplifier	82
5.3.3 Two Stage Driver Amplifier Measurement Results	84
5.3.4 Two Stage Driver Amplifier Performance Summary	86
5.4 POWER AMPLIFIER	86
5.4.1 Power Amplifier Design.....	90
5.5 TRANSMITTER INTEGRATION	106
5.5.1 Simulation of the Complete Transmitter.....	106
5.5.2 Measurements of the Complete Transmitter.....	108
5.5.3 Complete Transmitter Performance Summary	110
CHAPTER 6 RECEIVER CIRCUITS DESIGN	111
6.1 INTRODUCTION	111
6.2 LNA	111
6.2.1 LNA Design and Simulation Results.....	112
6.2.2 LNA Measurement Results.....	117
6.2.3 LNA Performance Summary.....	119
6.3 SECOND GAIN STAGE	119
6.4 IMAGE REJECTION FILTER.....	120
6.5 RECEIVER FRONT END CASCADING.....	120
6.5.1 Receiver Front End Simulation Results.....	120
6.5.2 Receiver Front End Measurement Results	122
6.6 DOWN CONVERSION MIXER	124
6.6.1 Analysis of Active Gate Mixer	125
6.6.2 Design and Simulation of Active Gate Mixer.....	129
6.6.3 Active Gate Mixer Measurements Results	134
6.6.4 Active Gate Performance Summary.....	136
6.7 COMPLETE RECEIVER INTEGRATION.....	136
6.7.1 Complete Receiver Performance Summary.....	139
CONCLUSIONS& FUTURE WORK.....	140
REFERENCES	141
APPENDIX A MEASUREMENTS SETUPS	146
APPENDIX B MATCHING CIRCUITS	150
APPENDIX C BIAS NETWORK DESIGN	157

APPENDIX D ACTIVE DEVICES.....159

List of Figures

Figure 1-1 Point to Point microwave links in mobile communication network. . .	2
Figure 1-2 Point-to-Multipoint Mobile Base Station Backhaul.	3
Figure 1-3 Block diagram of the microwave point-to-point equipment [3].	4
Figure 2-1 Microstrip Transmission line Geometry.	7
Figure 2-2 Microstrip implementation of Wilkinson Power divider.	9
Figure 2-3 Wilkinson power divider frequency response.	10
Figure 2-4 circular microstrip ring resonator.	11
Figure 2-5 MESFET cross-section.	12
Figure 2-6 (a) Cross sectional view of the gateless FET. (b) internal electric field for the structure. (c) The I-V characteristics for the gateless structure.	14
Figure 2-7 (a) Cross sectional view of the FE. (b) Internal electric field of the FET. (c) The I-V characteristics for the FET.	16
Figure 2-8 A T equivalent circuit for MESFET.	16
Figure 2-9 Formation of band structure in AlGaAs –GaAs hetero-junction HEMT	17
Figure 2-10 Cross-section of HEMT device.	18
Figure 2-11 Cross-section of pHEMT device.	19
Figure 3-1 General two port network with arbitrary source and load.	21
Figure 3-2 The two-port network and the reflection coefficients.	22
Figure 3-3 Output stability for conditionally stable two port network (a) $ S_{11} < 1$, (b) $ S_{11} > 1$	26

Figure 3-4 Block diagram of an RF amplifier where the active device is characterized by measured two-port S-parameters.	27
Figure 3-5 (a) In maximum gain amplifiers the actual source and load terminations Z_1 and Z_2 , are transformed to Γ_{MS} and Γ_{ML} . (b) Placing the unconditionally stable two-port between Γ_{MS} and Γ_{ML} matches the amplifier to Z_1 and Z_2	29
Figure 4-1 Frequency duplex system.	35
Figure 4-2 Simplified block diagram of wireless communications system.	35
Figure 4-3 Direct-Conversion transmitter block diagram.	37
Figure 4-4 LO Pulling in a direct-conversion transmitter.	38
Figure 4-5 Conventional two-step or heterodyne transmitter block diagram....	39
Figure 4-6 The Transmitter microwave part.	40
Figure 4-7 The Complete transmitter simulation.....	41
Figure 4-8 The complete transmitter gain.	42
Figure 4-9 The transmitter output power.	42
Figure 4-10 The complete Transmitter IP3.	43
Figure 4-11 Simplified block diagram of wireless communications system.	44
Figure 4-12 Super-Heterodyne receiver.....	45
Figure 4-13 (a) Image problem in super-heterodyne receiver (b) the image rejection filter.....	46
Figure 4-14 The half IF problem in super-heterodyne receiver.	46
Figure 4-15 The direct conversion receiver.....	47
Figure 4-16 LO self mixing in direct conversion receiver.	48
Figure 4-17 Transmission leakage mixing in direct conversion receiver.....	48

Figure 4-18 The frequency plan of the system.....	50
Figure 4-19 The mixing products for low injection difference mixer.	52
Figure 4-20 Noise figures of cascade blocks	53
Figure 4-21 The intercept points	55
Figure 4-22 The cascade of nonlinear blocks.	56
Figure 4-23 Receiver Block Diagram.....	57
Figure 4-24 Receiver chain gain.....	58
Figure 4-25 The receiver noise figure.....	59
Figure 4-26 The 3rd order intercept point of the receiver.....	59
Figure 4-27 BER test setup for 16 QAM.....	60
Figure 4-28 BER VS SNR curves of the receiver.	61
Figure 5-1 (a) Gate mixer (b) Drain mixer (c) Source mixer [52].	64
Figure 5-2 (a) 180-degree and (b) Quadrature singly balanced FET mixers. The block marked mixer can be either a FET or bipolar single-device mixer.[19].	66
Figure 5-3 Single FET resistive Mixer [19].....	67
Figure 5-4 Equivalent circuit of a GaAs MESFET operated at zero dc drain voltage.	68
Figure 5-5 (a) LO equivalent circuit and (b) Approximate small-signal equivalent circuit of the MESFET.....	69
Figure 5-6 FET drain current in linear region.....	70
Figure 5-7 FET gate input impedance.....	71
Figure 5-8 S11 of the matching gate of the mixer.....	71
Figure 5-9 The IF and RF drain impedances.	72

Figure 5-10 (a) RF filter schematic (b) S21 response of the filter.	73
Figure 5-11 Complete up-conversion mixer.....	73
Figure 5-12 Resistive Mixer conversion loss VS RF frequency.	74
Figure 5-13 1 dB compression point of the Mixer.	74
Figure 5-14 The 3rd order intercept point simulation.	75
Figure 5-15 conversion gain VS the LO power.	75
Figure 5-16 Photo of fabricated TX mixer.	76
Figure 5-17 Comparison between the measured and simulated frequency response.	76
Figure 5-18 The comparison between the measure IF power sweep.....	77
Figure 5-19 Comparison between measured and simulated conversion gain with LO power sweep.....	77
Figure 5-20 The stability Factor K of the transistor.....	79
Figure 5-21 (a) Load stability circles and (b) source stability circles.	80
Figure 5-22 Schematic of single stage driver amplifier.	80
Figure 5-23 Complete circuit EM co-simulation single stage driver amplifier.	81
Figure 5-24 Small signal gain of the single stage driver amplifier.....	81
Figure 5-25 Input power sweep and 1 dB compression point.	82
Figure 5-26 IIP3 simulation result of single stage driver.....	82
Figure 5-27 Schematic for the two stage driver amplifier.	83
Figure 5-28 Small signal gain of the two stage driver amplifier.....	84
Figure 5-29 Input power sweep for the two stage driver amplifier.....	84
Figure 5-30 The fabricated two stage driver amplifier.	85