



Cairo University

NOC ROUTER AND ARBITER FOR FPGA

By

Khaled Abdullah Helal Kelany

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfilment of the
Requirements for the Degree of
MASTER OF SCIENCE
in
Electronics and Communications Engineering

FACULTY OF ENGINEERING, CAIRO UNIVERSITY
GIZA, EGYPT
2016

NOC ROUTER AND ARBITER FOR FPGA

By

Khaled Abdullah Helal Kelany

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfilment of the
Requirements for the Degree of
MASTER OF SCIENCE
in
Electronics and Communications Engineering

Under the Supervision of

Prof. Hossam A. H. Fahmy

Professor

Electronics and Communications Engineering

Department

Faculty of Engineering, Cairo University

Assist. Prof. Hassan Mostafa

Assistant Professor

Electronics and Communications Engineering

Department

Faculty of Engineering, Cairo University

FACULTY OF ENGINEERING, CAIRO UNIVERSITY

GIZA, EGYPT

2016

NOC ROUTER AND ARBITER FOR FPGA

By

Khaled Abdullah Helal Kelany

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfilment of the
Requirements for the Degree of
MASTER OF SCIENCE
in
Electronics and Communications Engineering

Approved by the Examining Committee:

Prof. Hossam A. H. Fahmy, Thesis Main Advisor

Prof. Amin M. Nassar, Internal Examiner

Prof. Mohab H. Anis, External Examiner
(Faculty of Engineering, AUC)

FACULTY OF ENGINEERING, CAIRO UNIVERSITY
GIZA, EGYPT
2016

Engineer's Name: Khaled Abdullah Helal Kelany
Date of Birth: 16/06/1989
Nationality: Egyptian
E-mail: khaled.a.helal@ieee.org
Phone: +201062297707
Address: Electronics and Communications
Engineering Department,
Cairo University,
Giza 12613, Egypt



Registration Date: 01/10/2013
Awarding Date: / /2016
Degree: Master of Science
Department: Electronics and Communications Engineering

Supervisors:

Prof. Hossam A. H. Fahmy
Assist. Prof. Hassan Mostafa

Examiners:

Prof. Hossam A. H. Fahmy (Thesis main advisor)
Prof. Amin M. Nassar (Internal examiner)
Prof. Mohab H. Anis, Faculty of Engineering, AUC
(External examiner)

Title of Thesis:

NOC ROUTER AND ARBITER FOR FPGA

Key Words:

NoC; Router; Arbiter; FPGA; Switch

Summary:

The advancement in semiconductor technology has led to a high density chip which moves the bottleneck from the on-chip computation systems to the on-chip communication systems. This advancement gives FPGA a chance to compete with AISC. However, the conventional communication paradigms failed to fulfill the on-chip system needs. Networks-on-Chips (NoCs) are considered a promising solution for on-chip communications challenges. This thesis investigates developing a high performance NoC that targets FPGA.

Acknowledgments

First, praise be to Allah, Lord of the worlds, who said: "I am as My servant thinks I am".

Second, I would like to express my special thanks of gratitude to my advisors, Dr. Hossam Fahmy, and Dr. Hassan Mostafa, who helped me gain knowledge in so many aspects of life and gave me a great opportunity to do this thesis, I am truly appreciative to them.

Finally, I would also like to thank my parents and my brothers, Hany and Tamer, who made me who I am today, as well as, my friends who helped me a lot in finalizing this work.

Dedication

I dedicate this work for my family, for their endless support.

I dedicate this work for my supervisors, for their sincere guidance.

Table of Contents

Acknowledgments	i
Dedication	iii
Table of Contents	v
List of Tables	ix
List of Figures	xi
List of Symbols and Abbreviations	xiii
List of Publications	xv
Abstract	xvii
1 Introduction	1
1.1 Thesis Goals	2
1.2 Organization of the thesis	2
2 Background	3
2.1 On-Chip Interconnect Architecture	3
2.2 NoC	3
2.2.1 NoCs' Parameters	5
2.2.1.1 Topology:	6
2.2.1.2 Flow Control:	6
2.2.1.3 Switching Techniques:	8
2.2.1.4 Virtual Channels (VCs) [11, 12]	9
2.2.1.5 Routing Algorithms	9
2.2.1.6 Buffer Size	11
2.2.1.7 Link Width	11
2.2.1.8 Arbitration	11
2.3 FPGA platform	11
2.4 FPGA NoC	14
2.4.1 Current FPGA Interconnect Problems	14
2.4.1.1 Interconnect scaling	14
2.4.1.2 Design hurdles	14
2.4.1.3 Bandwidth demands	14

2.4.1.4	Modularity	15
2.4.2	Embedded Networks-on-Chip Solution	15
2.4.3	Network Architecture	15
2.4.3.1	Soft NoCs	15
2.4.3.2	Mixed NoCs	16
2.4.3.3	Hard NoCs	16
3	NoCs in the context of ASICs and FPGAs	17
3.1	Introduction	17
3.2	Background	18
3.3	Simulation setup	19
3.4	Simulation Results	20
3.5	Design Recommendations	30
4	Proposed Router	33
4.1	Introduction	33
4.2	Literature Review	33
4.2.1	SOTA	33
4.2.2	CONNECT	34
4.2.3	Split-Merge	35
4.2.4	Dual-crossbar	36
4.3	Proposed Architecture	37
4.4	DSM router with Virtual Channels	41
4.5	Network Interface	42
4.5.1	Network to PE part:	42
4.5.2	PE to Network part:	43
4.6	Results	43
4.6.1	Router Results	43
4.6.1.1	Network Performance Results	44
4.6.1.2	Virtex-6 FPGA Results	44
4.6.1.3	Virtex-5 FPGA and UMC ASIC Results	48
4.6.2	Network Interface Results	54
5	Priority-Select Arbiter: An Efficient Round-Robin Arbiter	55
5.1	Introduction	55
5.2	Literature Review	56
5.2.1	Baseline arbiter	56
5.2.2	Timing speculative arbiter	57
5.2.3	Acyclic arbiter	58
5.2.4	Priority-encoder based arbiter	59
5.2.4.1	Exhaustive PE arbiter	59
5.2.4.2	Dual-path PE arbiter	59
5.2.5	Parallel prefix arbiter	60

5.3	Proposed Arbiter	61
5.4	Embed PS Arbiter in DSM Router	63
5.5	Results	63
5.5.1	PS Arbiter Results	63
5.5.2	DSM with PS Arbiter Results	66
6	Dynamic Virtual Channels	71
6.1	Introduction	71
6.2	Related Work in Buffer Design	72
6.2.1	DAMQ	72
6.2.2	SCB	73
6.2.3	FC-CB	74
6.2.4	DAMQ-all	75
6.2.5	ViChaR	77
6.2.6	DVOQR	77
6.2.7	EVC	79
6.3	Embed Dynamic Virtual Channel in DSM Router	79
6.3.0.1	Architecture	79
6.3.0.2	Dynamic Buffers Area Overhead	80
6.3.0.3	Dynamic Buffers Frequency	81
6.4	Results	81
6.4.1	DVOQR Implementation Results	81
6.4.2	DSM Router with DVC Results	82
6.4.2.1	32-bit Flit Width Results	82
6.4.2.2	128-bit Flit Width Results	83
6.4.3	DSM Router with DVC and PS-arbiter Results	84
7	Conclusions and Future Work	87
7.1	Conclusions	87
7.2	Future Work	88
	References	89
	Arabic Abstract	1