

# AIN SHAMS UNIVERSITY FACULTY OF ENGINEERING ELECTRONICS AND COMMUNICATIONS DEPARTMENT

# EXTRACTION & MODELING FOR MULTIGATE TRANSISTOR PARASITICS

### **A Thesis**

Submitted in Partial Fulfillment of the Requirements for the Degree of Master of Science in Electrical Engineering

# Submitted By: Omar Hesham Omar Othman El-Sewefy

B.Sc. of Electrical Engineering (Electronics and Communications Department) Ain Shams University - 2008

#### Supervised by

Prof. Dr. Mohamed Amin Dessouky Prof. Dr. Wael Fikry Farouk

Ain Shams University

Ain Shams University



# **Ain Shams University - Faculty of Engineering Electronics and Communications Department**

Name: Omar Hesham Omar Othman El-Sewefy

Thesis: Extraction & Modeling for Multigate transistor Parasitics

Degree: Master of Science in Electrical Engineering

Name, Title, and Affiliation	Signature
Prof. Abdel-Halim M. Shousha	
Electronics and Communications Eng. Dept.	
Faculty of Engineering, Cairo University	
Prof. Hani Fikry Ragai	
Electronics and Communications Eng. Dept.	
Faculty of Engineering, Ain Shams University	
Prof. Mohamed Amin Dessouky	
Electronics and Communications Eng. Dept.	
Faculty of Engineering, Ain Shams University	
Prof. Wael Fikry Farouk	
Engineering Physics and Mathematics Dept.	
Faculty of Engineering, Ain Shams University	
	Date://

## $S_{\text{TATEMENT}}$

This thesis is submitted to Ain Shams University in partial fulfillment of the requirements for the degree of Master of Science in Electrical Engineering.

The work included in the thesis was carried out by the author at the Engineering Physics and Mathematics Department, Faculty of Engineering, Ain Shams University, Cairo, Egypt.

No part of this thesis has been submitted for a degree or a qualification at any other university or institute.

Name: Omar Hesham Omar Othman El-Sewefy

Signature:

Date:

### **CURRICULUM VITAE**

Name of Researcher: Omar Hesham Omar Othman El-Sewefy

**Date of Birth:** 25/2/1986

**Place of Birth:** Egypt

First University Degree: B.Sc. in Electrical Engineering

Name of University: Ain Shams University

**Date of Degree:** June 2008

# Faculty of Engineering – Ain Shams University Electronics and Communication Engineering Department

#### **ABSTRACT**

Thesis Title: "Extraction & Modeling for Multigate Transistor

Parasitics"

Submitted By: Omar Hesham Omar Othman El-Sewefy

Degree: Master of Science in Electrical Engineering

In VLSI applications, the parasitic capacitance between signal lines can deplete our whole design. At low frequencies, parasitic capacitance is usually ignored, but in high frequency circuits, it can be a major problem. For example, in amplifier circuits with extended frequency response, parasitic capacitance between the output and the input can act as a feedback path, causing the circuit to oscillate at high frequencies. These unwanted oscillations are called parasitic oscillations.

The parasitic capacitance arises from an electrical coupling between one signal line and another signal line or a signal line and the substrate. In some designs, it becomes mandatory for us to reduce the parasitic capacitance of a particular electrical path with respect to other signals.

In this thesis, we introduce numerical simulations of this parasitic capacitance and the effect of changing different geometrical parameters of the FinFET transistor on parasitic capacitance. Numerical simulations takes a long time, hence they are not suitable for VLSI design due to the large number of transistors that exists within the design. Hence, the introduction of a compact model becomes a necessity. The starting models used in this thesis needed adjustments to properly model multi-fin FinFET transistors.

We verify the accuracy of the model by performing 3D numerical simulations using Calibre® xACT 3D, then performing parameter extraction and fitting. The structures used are triple-gate FinFETs, with the technology file being that of a world-renowned fab in Taiwan. These modifications improved the accuracy of the compact model to reach 2%

**Key Words**: FinFETs, Parasitic Capacitance, Parameter Extraction, Modelling, Fringing Gate Capacitance.

# Faculty of Engineering – Ain Shams University Electronics and Communication Engineering Department

Thesis Title: "Extraction & Modeling for Multigate Transistor

Parasitics"

Submitted By: Omar Hesham Omar Othman El-Sewefy

Degree: Master of Science in Electrical Engineering

#### **Summary**

The Thesis is divided into five chapters in addition to the lists of contents, tables, and list of tables, and a list of references.

<u>Chapter One</u>: We provide the summary, abstract, and motivation for the thesis, Along with introduction to the thesis. In the introduction, we provide an overview of the technology and evolution over the past 40 years, and the advancement of transistor nodes and the challenges of technology.

<u>Chapter Two:</u> We provide an overview of why we use small transistor along with the roadblocks that the technology faces in term of device characteristics. Then we provide a quick introduction on multigate devices and their advantages. A Section about state of the art parasitic capacitance models is introduced.

<u>Chapter 3:</u> We provide an overview over the different algorithms for parasitic capacitance simulators. Then we describe the used simulator (Calibre® xACT 3D), along with its different input parameters.

<u>Chapter 4:</u> In this chapter, we provide an overview of the shape and parameters of the FinFET transistor used in the simulations. Then the compact model is ran against the simulations and the errors are measured, the errors are shown to be pretty high and hence we follow with the analysis of the model parameters, coming up with the shortcoming of the model we are able to introduce modifications to the model.

<u>Chapter 5:</u> We show the results of the new model were compared with the simulations and then error analysis ensues and it is shown to be below 2%.

### **Supervisors:**

- Prof. Dr. Wael Fikry Farouk
- Prof. Dr. Mohamed Dessouky

#### **ACKNOWLEDGEMENTS**

"You are always a student, never a master. You have to keep moving forward." Conrad Hall

"You can't depend on your eyes when your imagination is out of focus." Mark Twain

Foremost, I would like to express my sincere gratitude to my advisors Prof. Wael Fikry Farouk & Prof. Mohamed Amin Dessouky for the continuous support of my MSc. study and research, for their patience, motivation, enthusiasm, and immense knowledge. Their guidance helped me in all the time of research and writing of this thesis. I could not have imagined having a better advisor and mentor for my MSc. study.

Besides my advisor, I would like to thank the rest of my thesis committee: Prof. Hani Fikry Ragai, Prof. Abdel-Halim M. Shousha, for their encouragement, insightful comments, and hard questions.

I thank my fellow colleagues in Mentor Graphics Egypt: Haitham Eissa, Khaled Abou-Zaid, Mohamed Saleh, for the stimulating discussions, and indepth knowledge of the simulator used throughout this thesis. In addition, I thank my friends Ramy Gamal and Ahmed Hamed Fatehy for their insightful help of the Digital design flow and parasitic capacitance contribution in post layout simulations.

Last but not the least; I would like to thank my family: My Parents: Dr. Hesham El-Sewefy, Lobna El-Mohandis & My little Sister Rana El-Sewefy, for supporting me throughout my life, and providing the necessary environment for the completion of this research

# TABLE OF CONTENTS

CHAPTE	R 1	1
INTRODU	UCTION	1
1.1	Objective	1
1.2 I	Introduction	1
1.3 N	Motivation	3
	R 2	
PARASIT	TIC CAPACITANCE MODELLING – STATE OF	THE
ART		5
2.1 V	Why Smaller Transistors?	5
2.2 I	Road Blocks	6
2.3 N	Multiple Gate Transistors	11
	C Layouts Parasitic Capacitance	
2.5	Fransistor Parasitic Capacitance	20
2.6 I	Device Design Guidelines for Nanoscale FinFETs in	RF/Analog
	tions	
2.7 I	Parasitic Capacitance Models	29
2.7.1	Analysis of Geometry-Dependent Parasitics in M	Aultifin
Doub	le-Gate FinFETs	29
2.7.2	Fringing Gate Capacitance Model for Tripl	le-Gate
FinFI	ET 37	
2.7.3	Efficient and Accurate Schematic Transistor Me	odel of
FinFI	ET Parasitic Elements	41
CHAPTE	R 3	49
PARASIT	TIC CAPACITANCE SIMULATION	49
3.1 I	Field Solvers	
3.1.1	Random Walk Method	49
3.1.2	Volume-Based Method	50
3.1.3	Surface-Based Method	51
3.1.4	Field Solver Summary	
3.2 I	Introduction to xACT 3D	53
3.2.1	Multigate Layer	55
3.2.2	1	
3.2.3	Gate Diffusion Pairs Parameters	59
	R 4	
	ED MODEL	
	Structure used in xACT 3D Field Simulator	
4.2 x	ACT 3D Settings	63
4.2.1		
4.3 x	ACT 3D Results	
4.3.1	PMOS Transistor Results	
4.3.2		
4.4 x	ACT vs. Previous Models	75