

AIN SHAMS UNIVERSITY FACULTY OF ENGINEERING ELECTRICAL POWER AND MACHINES DEPARTMENT

A current controlled converter with fault tolerant strategy

M.Sc. Thesis

Prepared by:

Eng. Ahmed Zakaria Abdel Aleem Mohamed

Submitted in partial fulfilment of the requirements for the M.Sc. degree in Electrical Engineering

Supervised by:

Prof Dr. Ahmed Abdel Satar Abdel Fatah

Electrical Power and Machine Dept. Faculty of Engineering Ain Shams University

Prof Dr. Mostafa Ibrahim Mohamed Marei

Electrical Power and Machine Dept. Faculty of Engineering Ain Shams University

Cairo, 2017

EXAMINERS COMMITTEE

SUPERVISORS COMMITTEE

STATEMENT

This Thesis is submitted to Ain Shams University in partial fulfillment of the

requirements for M.Sc. degree in Electrical Engineering.

The included work in this thesis has been carried out by the author at the

department of electrical power and machines, Ain Shams University. No part of

this thesis has been submitted for a degree or a qualification at any other

university or institution.

Name: Ahmed Zakaria Abdelaleem Mohamed.

Signature:

Date: ... / ... / 2017

iii

ACKNOWLEDGEMENT

I would like to thank my supervisors: Professor Ahmed Abdel Satar Abdel Fatah and Professor Mostafa Ibrahim Mohamed Marei for their continuous guidance, support, and encouragement throughout my research study. They have been wonderful advisors to me and major influence in my academic life. I could not possibly list all that I have learned from them.

Thank you for supporting me in every way.

Cairo, 2017

Abstract:

Many of researchers are interested in Pulse Width Modulated (PWM) rectifiers which play an important role in power conversion systems. PWM rectifiers have many advantages like unity power factor and directional power flow. Therefore, they are recently spread to be used for many applications such as electrical vehicles and active filters. Space Vector Modulation (SVM) based Hysteresis Current Control (HCC) is one of current control techniques which has important features that are discussed in this thesis. Therefore, we are interested in studying the current controlled PWM rectifiers with considering the SVM based HCC scheme. PWM rectifier reliability is important to be considered. Therefore, open switch fault detection and tolerant methods are required to improve system reliability. Fault tolerant methods are classified into methods based on software control and methods based on topology control which are presented in this thesis. The objective of this thesis is to analyze the open switch faults of PWM rectifiers in order to find an open-switch fault-tolerant strategy for current controlled (SVM based HCC scheme) PWM rectifiers. This fault-tolerant strategy should maintain the PWM rectifier reliability with less distortion. The suggested strategy is composed of two steps. The faulted zero voltage vector is compensated in the first step, while the faulted active voltage vectors are partially compensated. Then the angle between the reference current and reference voltage vectors is nullified in the second step of the suggested fault-tolerant strategy. The suggested strategy is simulated on EMTDC/PSCAD software package. Simulation results prove that the suggested faulttolerant strategy succeeds to minimize the total harmonic distortion (THD) of the input currents during an open-switch fault. Also the current rating of each switch is obtained after applying the suggested fault tolerant strategy with respect to its rating value before applying the suggested fault tolerant strategy. The simulation results are verified by experimental work.

Key Words: PWM rectifier, SVM based Hysteresis Current Control, system reliability, open switch fault and fault tolerant control.

Table of Contents

EXAMINI	ERS CO	MMITTEE		i	
SUPERVI	SORS (COMMITT	EE	ii	
STATEM	ENT	•••••	••••••	iii	
ACKNOW	VLEDGI	EMENT		iv	
Abstract	•			V	
List of Fig	gures	•••••	••••••	. viii	
Chapter	1: The	Literature	e survey	1	
1.1	Introd	luction		2	
1.2	Voltag	ge and currer	nt controlled PWM converters	3	
1.3	Powei	r converter fa	aults	6	
1.4	A sing	le open switc	ch fault analysis for three phase PWM rectifiers	7	
1.5	Fault	detection and	d diagnosis methods for open switch faults of PWM		
	rectifi	ers		10	
1.6	Fault 1	tolerant metl	hods for open switch faults of PWM rectifiers	14	
	1.6.1	Fault tolera	ant methods based on software control	15	
	1.6.2	Fault tolera	ant methods based on topology control	19	
Chapter :	2: The	suggested	d fault tolerant technique	24	
2.1	The cu	ırrent contro	ol scheme for the PWM rectifier	25	
2.2	The su	The suggested fault tolerant technique			
	2.2.1	The First st	ep	27	
	2.2.2	The Second	J step	28	
		2.2.2.1	Adjusting reference current amplitude	31	
		2.2.2.2	Adjusting phase angle of the reference current	32	

2.	.3	The block diagram of the suggested fault-tolerant control	28
Chapte	er 3:	The simulation results and discussion3	4
3.	.1	Introduction	35
3.	.2	The first step of the fault tolerant strategy	35
3.	.3	The second step of the fault tolerant strategy	36
3.	.4	The DC bus voltage during simulation cases	40
3.	.5	The current rating of the power switches	41
Chapte	er 4:	The experimental work and discussion4	6
4.	.1	Experimental hardware description	47
4.	.2	Experimental results	53
Chapte	er 5:	The Conclusions and Recommendations6	j 4
5.	.1	Conclusions	65
5.	.2	Recommendations	66

List of figures:

Fig. 1-1 Ba	asic scheme of current controlled PWM converter	4
Fig. 1-2 Pc	ower converter faults	6
Fig. 1-3 Di	istribution of failure for each power component.	7
Fig. 1-4 Sp	pace vector modulation (SVM) technique. (a) Space voltage vectors of (SVM). (b) The	
input rectif	fier voltage with its components	8
Fig. 1-5 Th	ne three phase PWM rectifier under open switch fault in s1	9
Fig. 1-6 Th	ne three phase currents of the PWM rectifier before and after an open switch fault in s1.	9
Fig. 1-7 (a)	The grid angle, the DC link voltage ripple and (b) the vector trajectory in the normal	
operation.		12
Fig. 1-8 Th	ne vector trajectory in case of (a) Sa2 is faulted and (b) Sa3 is faulted	13
-	ne corresponding three phase currents with the current angle variation before and after the	
•	h fault in S1	
Fig. 1-10 T	The current angles of each faulted switch from S1 to S6.	15
Fig. 1-11 T	The reference voltage vector V * of a SVPWM rectifier	16
Fig. 1-12 T	The distorted output voltage vector in case of S1 is open and V * in sector 3	17
Fig. 1-13 T	The distorted output voltage vector in case of S1 is open and V * in sector 2	18
Fig. 1-14 T	The output voltage vector after compensating in sector 3	18
Fig. 1-15	The output voltage vector after compensating in sector 2.	19
Fig. 1-16	Switching patterns of different operation cases in Sector 2.	19
Fig. 1-17	Three different topologies for switch level fault tolerant of a motor	21
Fig. 1-18 A	A three phase converter with three redundant parallel legs	22
Fig. 1-19 N	Neutral point shift method	22
Fig. 2-1	Single phase of the PWM rectifier presentation.	25
Fig. 2-2	The current error derivative vectors diedt in sector 1.	26
Fig. 2-3	The three-phase currents with corresponding sectors of the SVM	28
Fig. 2-4	A current vector $I3ph$ and a voltage vector $Vrst$ for three-phase PWM rectifier using	
SVM-based	d HCC scheme: (a) the input current vector $I3ph$, (b) the reference voltage vector $Vrst.$.30
Fig. 2-5	The suggested fault-tolerant strategy block diagram for PWM rectifier using SVM bas	sed
HCC.		33
Fig. 3-1	The input three-phase currents and the SVM sectors before and after an open-switch fa	ault
in S1		36
Fig. 3-2	The input three-phase currents and the SVM sectors when the first step of the	
suggested	fault tolerant strategy is enabled.	37
Fig. 3-3	The three-phase currents using the method of magnitude adjusting of the reference	
current		37
Fig. 3-5	The relation between the angle $\boldsymbol{\tau}$ and the reference current phase angle $\boldsymbol{\theta}$	39
Fig. 3-7	The DC bus voltage Vdc during the four operation cases of the simulation	41
Fig. 3-8 Th	ne currents is1, is4 and i $lpha$ during healthy case	42
Fig. 3-9 Th	ne RMS values of is1, is4 and iaduring healthy case	42
Fig. 3-10 T	The currents is 1, is 4 and ia after the open switch fault in switch s 1	43
Fig. 3-11 T	The RMS value of currents is 1, is 4 and ia after the open switch fault in switch s 1	43
Fig. 3-12 T	The currents is 1, is 4 and ia after applying the suggested fault tolerant strategy,	44

Fig. 3-13 The RMS value of currents is 1, is 4 and ia after applying the suggested fault tolerant	
strategy	44
Fig. 4-1 The PWM rectifier that is used for the experimental work.	47
Fig. 4-2 The circuit diagram of a current sensor or a voltage sensor.	48
Fig. 4-3 The current sensor circuit.	49
Fig. 4-4 The voltage sensor circuit.	49
Fig. 4-5 The circuit diagram of the microcontroller circuit	50
Fig. 4-6 The microcontroller circuit.	51
Fig. 4-7 The driving circuit using optocoupler 4N35	52
Fig. 4-8 Switched mode power supply 15V	52
Fig. 4-9 The power circuit of the PWM rectifier	53
Fig. 4-10 The line current ia during the healthy case (time scale: 10ms, voltage scale: 500mv).	.54
Fig. 4-11 The line current ib during the healthy case (time scale: 10ms, voltage scale: 500mv).	. 55
Fig. 4-12 The line current ic during the healthy case (time scale: 10ms, voltage scale: 500mv).	55
Fig. 4-13 The DC bus voltage VDC during the healthy case (time scale: 1ms, voltage scale: 10v)).56
Fig. 4-14 The line current <i>ia</i> at switch s1 is the faulted (time scale: 5ms, voltage scale: 500mv)).
	56
Fig. 4-15 The line current <i>ib</i> at switch s1 is the faulted (time scale: 5ms, voltage scale: 500mv)).57
Fig. 4-16 The line current <i>ic</i> at switch s1 is the faulted (time scale: 5ms, voltage scale: 500mv)).57
Fig. 4-17 The DC bus voltage VDC during S1 is faulted switch (time scale: 5ms, voltage scale:	
10v)	
Fig. 4-18 The line current $i\alpha$ after applying the first step of the suggested fault tolerant strates	
(time scale: 5ms, voltage scale: 500mv)	
Fig. 4-19 The line current ib after applying the first step of the suggested fault tolerant strateg	
(time scale: 5ms, voltage scale: 500mv)	
Fig. 4-20 The line current <i>ic</i> after applying the first step of the suggested fault tolerant strateg	
(time scale: 5ms, voltage scale: 500mv).	60
Fig. 4-21 The DC bus voltage VDC after applying the first step of the suggested fault tolerant	
strategy (time scale: 5ms, voltage scale: 10v)	60
Fig. 4-22 The line current ia after applying the second step of the suggested fault tolerant	6 4
strategy (time scale: 5ms, voltage scale: 500mv).	61
Fig. 4-23 The line current <i>ib</i> after applying the second step of the suggested fault tolerant	C 1
strategy (time scale: 5ms, voltage scale: 500mv).	61
Fig. 4-24 The line current <i>ic</i> after applying the second step of the suggested fault tolerant	62
strategy (time scale: 5ms, voltage scale: 500mv).	
Fig. 4-25 The DC bus voltage VDC after applying the second step of the suggested fault tolerar strategy (time scale: 2ms, voltage scale: 10v)	
Strategy (time state: 2111s, voltage state: 10v J	02

List of tables

Table I: The affected space voltage vectors and sectors during an open switch fault in s1	.11
Table II. System parameters	.35
Table III: The amplitude and THD of three-phase currents under the four operating cases.	.39
Table IV : The parameters of the PWM rectifier during the experimental work	.53

List of abbreviations:

PWM: Pulse width modulation.

UPS: Uninterruptable Power Supply. **HVDC:** High Voltage Direct Current. THD: Total harmonic distortion. SVM: Space vector modulation.

CC: Current control.

CC-PWM: Current control pulse width modulation.

SVPWM: Space vector pulse width modulation.

line currents a, b and c. ia, ib and ic:

Reference line currents a, b and c. i_{Aa}, i_{Bb} and i_{Cc}:

 ε_A , ε_B and ε_C : Current error signals. S_A, S_B and S_C: Switching signals.

PI: proportional integral.

HCC: Hysteresis current control.

Vn: Space voltage vector.

V_{zero}: Zero voltage vector.

V*: Rectifier input space voltage vector.

 V_r^* : Reference space voltage vector of a PWM rectifier.

Direct and quadrature currents respectively. i_d, i_a:

L: Inductance of the output filter.

The input space voltage vector of a PWM rectifier. u_k:

The source voltage. e:

i*: The reference current vector

i_e: The current error vector.

 I_{3ph} : The three phase current vector

The angle difference between the three phase current vector and τ:

the reference space voltage vector

The angles of the three phase current vector. $\phi_{I_{3ph}}$:

 $\phi_{\mathbf{v_r^*}}$: The angles of the reference space voltage vector.

Chapter 1 Literature Survey

1.1 Introduction

The PWM rectifiers are an important ac-dc converters which are used in many applications such as active filters, adjustable speed drivers, interfacing of renewable energy resources with a grid, hybrid or electrical vehicles, Uninterruptable Power Supplies (UPS) and High Voltage Direct Current (HVDC) transmission systems [1], [2].

They are widely used because they have many advantages like directional power flow, unity power factor and controlling the DC bus voltage [3],[4]; also they have nearly sinusoidal line currents with low harmonics which is considered a solution for mitigating the harmonics pollution [5],[6] and [7].

Power converters face a great challenge with faults; one of these faults is open switch faults that occur in power electronic switches (IGBTs and MOSFETs). Open switch faults degrade the converter performance and may cause whole converter damage. They can't be detected and isolated by using traditional methods and techniques of short circuit faults. Therefore, they need to open-switch fault detection and diagnostic methods to shut-down the converter or to activate fault-tolerant strategies.

A lack of reliability is one of the main problems of power electronics converters. After detecting a fault, the converter must be disconnected which may lead to partially or totally disconnecting of the electrical system. The sudden disconnection of electrical power may not be valid for critical applications such as financial markets, hospitals, military and offshore generation systems which are sometimes located far away from the shore. Their maintenance is frequently unsuitable, costly and even impossible [1], [8]. Therefore, open-switch fault-tolerant control methods are required to enhance system reliability and continuity of operation with reduced losses and acceptable THD.

Either software or topology based fault-tolerant control strategies are available for PWM rectifiers. A software based fault-tolerant strategy depends on modifying PWM switching patterns and their switching times [9], while a topology based fault-tolerant strategy reconfigures the converter after isolating the faulty switch.

This thesis presents a fault tolerant strategy for open switch faults of SVM based hysteresis current controlled three phase PWM rectifiers. The suggested fault-tolerant

strategy improves the performance of the PWM rectifier in case of existence of an openswitch fault by reducing the THD of input three-phase currents, subsequently, reducing the total harmonics of the ac grid current. Therefore, the probability of secondary faults is reduced and the reliability of PWM rectifier is increased.

The suggested fault-tolerant strategy has many attractive features such as easy to implement, low cost where no hardware circuits are needed, and improved waveform quality.

1.2 Voltage and current controlled PWM converters

Voltage source PWM converters can be operated as voltage controlled converters or current control converters [10]. Voltage controlled converters aims to adjust the amplitude and phase of converters voltage with respect to the grid voltage for controlling the flow of power between the converters and the grid [11].

The control techniques of PWM converters can be classified into voltage-based and virtual flux based. Reference [5], presents and compares between four types of these techniques which are voltage oriented control (VOC), voltage-based direct power control (V-DPC), virtual-flux oriented control (VFOC) and virtual-flux-based direct power control (VF-DPC).

Also voltage oriented control (VOC) and direct power control (DPC) are presented in [6]. There are other PWM techniques which are used for voltage controlled converters such as carrier based PWM (sinusoidal PWM and CB-PWM with Zero Sequence Signal (ZSS)) and space vector modulation [12], [10]. Also there are advances in pulse width modulation techniques which provide fundamental amplitude more than normal sinusoidal PWM, low harmonics and eliminating of specific harmonics. These techniques include trapezoidal modulation, staircase modulation, stepped modulation and harmonics injected modulation [13].

Current controlled PWM (CC-PWM) converter as shown in Fig. 1-1 comperes between the instantaneous currents feedback i_a , i_b and i_c with reference currents i_{Aa} , i_{Bb} and i_{Cc} to