



AIN SHAMS UNIVERSITY
FACULTY OF ENGINEERING
Electronics Engineering and Electrical Communications

Design of energy efficient embedded SRAM

A Thesis submitted in partial fulfillment of the requirements of
Master of Science in Electrical Engineering
(Electronics Engineering and Electrical Communications)

by

Mostafa Fouad Farid Abdelhady Helmy
Bachelor of Science in Electrical Engineering
(Electronics Engineering and Electrical Communications)
Faculty of Engineering, Ain Shams University, 2013

Supervised By

Prof. Dr. Mohamed Amin Dessouky
Dr. Mohamed Hassan Abu-Rahma
Dr. Diao El-Din Khalil

Cairo, 2017



AIN SHAMS UNIVERSITY
FACULTY OF ENGINEERING
Electronics Engineering and Electrical Communications

Design of energy efficient embedded SRAM

by

Mostafa Fouad Farid

Bachelor of Science in Electrical Engineering
(Electronics Engineering and Electrical Communications)
Faculty of Engineering, Ain Shams University, 2013

Examiners' Committee

Name and affiliation

Signature

Prof. El-Sayed Mostafa Saad

Electronics & Communications Department
Faculty of Engineering, Helwan University.

.....

Prof. Hani Fikry Ragai

Electronics & Communications Department
Faculty of Engineering, Ain Shams University.

.....

Prof. Mohamed Amin Dessouky

Electronics & Communications Department
Faculty of Engineering, Ain Shams University.

.....

Date: 21 / 10 / 2017

Statement

This thesis is submitted as a partial fulfillment of Master of Science in Electronics Engineering and Electrical Communications, Faculty of Engineering, Ain shams University. The author carried out the work included in this thesis, and no part of it has been submitted for a degree or a qualification at any other scientific entity.

Mostafa Fouad Farid Abdelhady Helmy

Signature

.....

Date: 21 / 10 / 2017

Researcher Data

Name:Mostafa Fouad Farid Abdelahdy Helmy

Date of Birth: 02/03/1991

Place of Birth: Cairo, Egypt

Last academic degree: Bachelor of Science degree in Electrical Engineering

Field of specialization: Electronics Engineering and Electrical
Communications Department

University issued the degree: Ain Shams University

Date of issued degree :

Current job : Analog mixed signal engineer

Abstract

**Faculty of Engineering – Ain Shams University
Electronics and Communication Engineering Department**

Thesis title: **"Design of energy efficient embedded SRAM"**

Submitted by: **Mostafa Fouad Farid Abdelhady Helmy**

Degree: **Master of Science in Electrical Engineering**

Abstract

VLSI circuits continue to explore new areas of contribution in different applications. The CMOS scaling helps in enhancing the spread of VLSI circuits. One of these applications is low-voltage circuits. Low voltage circuits use very low supply voltage to decrease both active and leakage energy. Memories systems, especially SRAMs which spread widely in different applications, will benefit a lot from low-voltage operation.

Consequently, low-voltage operation SRAM memories are attractive. Moreover, they open a new area of contribution. The area of energy constrained applications, which has a lower performance requirements but aggressive energy requirements. So, SRAM that offers read and write functionality at the lowest possible supply voltage will give a great opportunities in this application domain.

This work explores the design of SRAM system blocks able to work within temperature range -40 to 125 . Process corners and Monte Carlo analysis are used for further verification of these blocks and their margins. Furthermore, the limit of low-voltage operation for traditional SRAM and periphery circuits. Moreover, additional circuits as Read and Write assist techniques circuits are implemented to reach a low voltage operation with a normal 6T bitcell. The applied technique gives a great saving in energy compared to other conventional techniques. Also, a timing technique used to overcome assist associated halfselect problem. A test macro of 8-Kbit is designed in 65nm CMOS technology. Simulations show that the design is capable of working down to 0.5V with access time

of 1.77ns in nominal condition and 339ns in low-voltage conditions. The macro is tested on different process corners at both voltage conditions.

In addition to macro design, level shifters for interfacing with memory are also implemented with a new technique extending the conversion range of nominal level shifters by 200mV across the same temperature range. Lastly a test chip is implemented for testing purposes with area of 4mm² packing a memory of 0.9Mbits. Different implementations of the 8-kbit macro are packed helping a fully characterization and testing.

Keywords: SRAM, Low-voltage, Memories, Level shifter, Assist technique.

Thesis Summary

Energy source limited applications have more functions been added to them across years. In hand held devices as watches, observing the change from simple applications as displaying time to a complicated applications as internet surfing is a good example. As this increase in functionality appears in hand held devices it also reaches more energy restricted application as biomedical ones.

Increasing functionality on a chip will consequently increase the need of a large memory consuming large energy and area and restricting the lifespan of the application.

Limiting the energy dissipated by CMOS logic in these chips can be achieved by decreasing the supply voltage, while SRAM memory is restricted in this reduction due to its failure in operation under low voltage.

Therefore this thesis aims to design SRAM memory able to work under lowest possible voltage, moving through each design phase schematic, physical and chip level using UMC 65nm technology. The thesis is divided into six chapters including lists of contents, tables and figures as well as list of references and one appendix.

Chapter 1

In this chapter, there is pointing to the challenges and the main contributions of the thesis.

Chapter 2

This chapter introduces some CMOS device concepts, Memory background and state of art literature review on low voltage memories.

Chapter 3

Moving on to chapter three designing a full functional memory is achieved. In which the introduction of each block, giving its literature review, trade offs and simulation results for used design on the UMC 65nm technology, is stated.

Chapter 4

Reaching this chapter, enhancing the memory for low voltage application is presented. Where the enhance starts by testing the circuits at low voltage. Then, proposing new write and read assist technique. Lastly, proposing new level shifter to enhance communications. Verification is done on each circuit using corner simulation and Monte Carlo analysis.

Chapter 5

System simulation and characterization are introduced in nominal and low voltage in this chapter. Also, physical implementation are shown moving from block level to Chip level verifying the design ,in all levels, physical and functionality wise.

Chapter 6

This chapter ends the thesis by conclusions and future work that can be done.

Acknowledgment

Mostafa Fouad Farid Abdelhady Helmy
Electronics Engineering and Electrical Communications Department
Faculty of Engineering
Ain Shams University
Cairo, Egypt
September 2017

Thanking Allah for all blessings and providing me the strength and the courage to complete this work. Thanking my supervisors Prof. Mohamed Dessouky, Dr. Mohamed Hassan and Dr. Diaa Eldin Khalil. I would like to thank the examiners committee Prof. Hani Ragai and Prof. El-Said Mostafa. Also, thanking Dr. Mohamed El-Nozahi and Dr. Sameh Assem.

I would like to express a lot of gratitude to Prof. Mohamed Dessouky and Dr. Mohamed Hassan for their continuous support and courage. A special thanks to my college Amagad Ghonem and ICL colleagues.

My deepest gratitude to my mother and father, their never ending support and remembering me in their prayers gives me more courage to finish this work.

Contents

Abstract	ix
Thesis Summary	xi
Contents	xiv
List of Figures	xix
List of Tables	xxiv
Abbreviations	xxvi
1 Introduction	1
1.1 Motivation	1
1.2 Challenges	3
1.3 Main contributions	4
1.4 Outline	5
2 Background	6
2.1 Introduction	6
2.2 Scaling Variation	8
2.2.1 Device Variation	9
2.2.1.1 Random Dopant Fluctuations	9
2.2.1.2 Line Edge Roughness	10
2.2.1.3 Other Sources	10
2.2.2 Interconnect Variability	11
2.2.3 Environmental Variability	11
2.3 Memory Architectures	12
2.3.1 Latches and FlipFlops	12
2.3.2 DRAM	12
2.3.3 SRAM	13
2.3.4 Summary	15
2.4 SRAM Operation	15
2.4.1 Read Operation	15
2.4.2 Write Operation	16
2.4.3 Conclusion	17
2.5 SRAM metrics	17
2.5.1 Write Static Noise Margin	17

2.5.2	Read Static Noise Margin	18
2.5.3	Hold Static Noise Margin	19
2.6	Low Voltage Design	19
2.6.1	Optimal Supply	20
2.6.2	Low Voltage SRAM	21
3	Memory System Design	23
3.1	Technology	23
3.1.1	Mobility Ratio	24
3.1.1.1	Inverter Trip Point	24
3.1.1.2	Inverter Chain	25
3.1.1.3	PtoN ratio conclusion	26
3.1.2	Capacitance Modeling	26
3.1.3	Fan Out	27
3.1.4	Current Monte Carlo Variation	27
3.2	System level	30
3.2.1	System Blocks	31
3.2.2	Configuration	32
3.3	Sense Amplifier	32
3.3.1	Literature Review	33
3.3.1.1	Differential Sense Amplifier	33
3.3.1.2	Clocked Sense Amplifier	33
3.3.1.3	Dynamic Trip Point Sense Amplifier (DTPSA)	34
3.3.1.4	AC-Coupled Sense Amplifier (ACSA)	35
3.3.1.5	Reconfigurable Sense Amplifier	35
3.3.1.6	Comparison summary	36
3.3.2	Voltage Sense Amplifier	38
3.3.3	Simulation	40
3.3.4	Monte Carlo Simulation	43
3.4	Decoders	49
3.4.1	Different Implementation	50
3.4.2	Delay Fanout Calculations	52
3.5	Muxing	53
3.6	Write Driver	56
3.6.1	Different Implementation	57
3.6.2	Simulation	58
3.7	Flipflops	62
3.8	Timing	67
3.8.1	Top level timing	67
3.8.2	Sync and delay based. Sense amplifier timing	71
3.9	System Datapath And Timing Margin	73
3.9.1	Timing Margin	74
4	Proposed Enhancements For Low Voltage	75
4.1	Read and Write circuitry	75
4.1.1	Sense Amplifier	76
4.1.2	Write Driver	79