



Ain Shams University

Information Network

بِسْمِ اللَّهِ الرَّحْمَنِ الرَّحِيمِ

جامعة عين شمس

شبكة المعلومات الخاصة

@ ASUNET



شبكة المعلومات الجامعية

# جامعة عين شمس

التوثيق الالكتروني والميكروفيلم

## قسم

نقسم بالله العظيم أن المادة التي تم توثيقها وتسجيلها  
على هذه الأفلام قد أعدت دون أية تغييرات



## يجب أن

تحفظ هذه الأفلام بعيدا عن الغبار

في درجة حرارة من ١٥-٢٥ مئوية ورطوبة نسبية من ٢٠-٤٠%

To be Kept away from Dust in Dry Cool place of  
15-25- c and relative humidity 20-40%



شبكة المعلومات الجامعية  
التوثيق الالكتروني والميكروفيلم



# بعض الوثائق الأصلية تالفة

# بالرسالة صفحات لم ترد بالاصل

# **A DCT Based Programmable MPEG2 Video Coprocessor**

by

**Eng. Mohamed Ahmed Wahby**

**A Thesis Submitted to the  
Faculty of Engineering at Cairo University  
in Partial Fulfillment of the  
Requirements for the Degree of  
MASTER OF SCIENCE  
In  
COMPUTER ENGINEERING**

**Under the Supervision of**

**Prof. Ahmed M. Darwish**

**Dr. Khaled Mostafa**

**Computer Engineering Dept.,  
Faculty of Engineering  
Cairo University,  
Egypt**

**Information Technology Dept.,  
Faculty of Computer Science and Information,  
Cairo University  
Egypt**

**FACULTY OF ENGINEERING, CAIRO UNIVERSITY**

**GIZA, EGYPT**

**February 2002**





# **A DCT Based Programmable MPEG2 Video Coprocessor**



by

**Eng. Mohamed Ahmed Wahby**

A Thesis Submitted to the  
Faculty of Engineering at Cairo University  
in Partial Fulfillment of the  
Requirements for the Degree of  
**MASTER OF SCIENCE**  
In  
**COMPUTER ENGINEERING**

**APPROVED BY THE  
EXAMINING COMMITTEE**

**Prof. Dr. Ahmed M. Darwish:  
Prof. Dr. Hoda Anis Barakah:  
Prof. Dr. Salwa El-Gamal:**

  
-----  
  
-----  
  
-----

**FACULTY OF ENGINEERING, CAIRO UNIVERSITY  
GIZA, EGYPT  
February 2002**



# CONTENTS

<b>LIST OF FIGURES</b> .....	<b>VI</b>
<b>LIST OF SYMBOLS AND ABBREVIATIONS</b> .....	<b>IX</b>
<b>ACKNOWLEDGMENTS</b> .....	<b>X</b>
<b>ABSTRACT</b> .....	<b>XI</b>
<b>CHAPTER 1: INTRODUCTION</b> .....	<b>1</b>
1.1 Motivations and Justifications .....	1
1.2 Problem Definition .....	1
1.3 Summary of approach .....	2
<b>CHAPTER 2: LITERATURE SURVEY</b> .....	<b>4</b>
2.1 Introduction .....	4
2.2 Programmable Processors .....	5
2.2.1 FPGA with Video Compression Systems .....	5
2.2.2 Princeton VSP .....	6
2.2.3 Impact2 R/6000 .....	7
2.2.4 Cronus .....	7
2.2.5 TriMedia TM-1000 .....	8
2.2.6 TMS320 C80 (MVP) .....	9
2.2.7 Conclusion .....	10
2.3 ASIC Processors .....	11
2.3.1 Low Power VSP .....	11
2.4 Hybrid Processors .....	13
2.4.1 FPGA & ASIC with Video Compression Systems .....	13
2.5 General-Purpose Processors .....	14

2.5.1 Implemented Functions .....	15
2.5.2 Architectures Modeled .....	16
2.5.3 Conclusion.....	18
<b>CHAPTER 3: VIDEO TASKS ALGORITHMS.....</b>	<b>19</b>
3.1 Introduction .....	19
3.2 Frame Rate Conversion.....	19
3.2.1 Algorithm .....	20
3.2.2 Analysis.....	20
3.2.3 Disadvantages.....	23
3.3 Frame Resizing.....	23
3.3.1 Algorithm .....	24
3.3.2 Analysis.....	24
3.4 Changing bits per pixels.....	25
3.4.1 Algorithm .....	25
3.4.2 Analysis .....	25
3.5 Filtering.....	26
3.5.1 Algorithm .....	27
3.5.2 Analysis.....	27
3.5 Video Compositing.....	28
3.5.1 Rotation.....	29
3.5.2 Mirroring.....	29
<b>CHAPTER 4: HARDWARE IMPLEMENTATION.....</b>	<b>31</b>
4.1 Introduction.....	31
4.2 Frame Rate Conversion.....	31
4.2.1 Compute MBA, BMBA & FMBA block.....	32

4.2.2	Generate new MB's header information block.....	33
4.2.3	Interpolate block.....	34
4.2.4	Requirements.....	38
4.3	Frame Resizing.....	38
4.3.1	Requirements.....	39
4.4	Changing bits per pixels.....	40
4.4.1	Requirements.....	40
4.5	Filtering.....	41
4.5.1	Requirements.....	41
4.6	Video Compositing.....	42
4.6.1	Requirements.....	44
4.7	Integration of H/W design.....	44
4.7.1	Block A's structure.....	47
4.7.2	Block B's structure.....	47
4.7.3	Block C's structure.....	48
4.7.4	Block D's structure.....	48
4.7.5	Block E's structure.....	49
4.7.6	Block F's structure.....	49
4.7.7	Block G's structure.....	50
4.7.8	Block H's structure.....	50
4.7.9	Pre-processing Unit's structure.....	50
4.7.10	Data Flow Diagrams.....	52
<b>CHAPTER 5: SIMULATION RESULTS.....</b>		<b>57</b>
5.1	Introduction.....	57
5.2	Frame Rate Conversion.....	57

5.2.1Block A.....	58
5.2.2Block B.....	62
5.2.3Block C.....	64
5.2.4Block D.....	67
5.2.5Block E.....	71
5.2.6Block G.....	74
5.2.7The Conclusion.....	77
5.3Frame Resizing.....	77
5.3.1Zig-Zag-In block.....	79
5.3.2Zig-Zag-Out block.....	81
5.3.3blkbuff block.....	85
5.3.4MYMUX21 block.....	90
5.3.5The Conclusion.....	92
5.4Changing bits per pixels.....	93
5.5Filtering.....	94
5.5.1Block H.....	95
5.5.2The Conclusion.....	98
5.6Video Compositing.....	98
5.6.1Block F.....	101
5.6.2Transpose block.....	104
5.6.3The Conclusion.....	108
<b>Chapter 6: Conclusions and Future Research.....</b>	<b>109</b>
6.1Introduction.....	109
6.2Conclusions.....	110
6.3Future Work.....	111
<b>REFERENCES.....</b>	<b>112</b>

## LIST OF FIGURES

Figure 2.1:Block diagram of the low power VSP. ....	11
Figure 3. 1:Changing bits per pixels ..... 25	25
Figure 3.2:Changing bits per pixels ..... 26	26
Figure 3.3:The Filtering ..... 28	28
Figure 4.1:Frame Rate Conversion ..... 32	32
Figure 4.2:Compute MBA, BMBA & FMBA block. .... 33	33
Figure 4.3:Interpolate block ..... 34	34
Figure 4.4:Compute the cosine terms. .... 36	36
Figure 4.5: Compute $\Delta x$ or $\Delta y$ block ..... 37	37
Figure 4.6:Frame Resizing. .... 39	39
Figure 4.7: Changing bits per pixels. .... 40	40
Figure 4.8: Filtering. .... 41	41
Figure 4.9: Video Compositing. .... 42	42
Figure 4.10:Change sing of odd column. .... 43	43
Figure 4.11:Resultant H/W design..... 46	46
Figure 4.12: Block A's structure..... 47	47
Figure 4.13:Block B's Structure..... 48	48
Figure 4.14:Block C's Structure..... 48	48
Figure 4.15:Block D's Structure..... 48	48
Figure 4.16:Block E's Structure..... 49	49
Figure 4.17:Block F's Structure ..... 49	49
Figure 4.18:Block G's Structure..... 50	50
Figure 4.19:Block H's Structure..... 50	50
Figure 4.20: Pre-processing Unit's structure..... 51	51
Figure 5.1:Frame Rate Conversion ..... 58	58
Figure 5.2:GDF of block A ..... 59	59
Figure 5.3:Input /Output of block A ..... 60	60
Figure 5.4:Floor plan of block A ..... 61	61
Figure 5.5:GDF of block B..... 62	62
Figure 5.6:Input /Output of block B ..... 63	63

Figure 5.7:Floor plan of block B .....	64
Figure 5.8:GDF of block C.....	65
Figure 5.9:Input /Output of block C .....	66
Figure 5.10:Floor plan of block C .....	67
Figure 5.11:GDF of block D .....	68
Figure 5.12.a:Input /Output of block D.....	69
Figure 5.12.b:Input /Output of block D .....	69
Figure 5.13:Floor plan of block D .....	71
Figure 5.14:GDF of block E.....	72
Figure 5.15:Input /Output of block E.....	73
Figure 5.16:Floor plan of block E.....	74
Figure 5.17.GDF of block G .....	75
Figure 5.18:input /Output of block G .....	75
Figure 5.19:Floor plan of block G .....	76
Figure 5.20: Frame Resizing .....	77
Figure 5.21:GDF of Frame Resizing.....	78
Figure 5.22:GDF of Zig-Zag-In.....	79
Figure 5.23:Input/Output of Zig-Zag-In.....	80
Figure 5.24:Floor plan of Zig-Zag-In .....	81
Figure 5.25:GDF of Zig-Zag-Out .....	81
Figure 5.26.a:Input/Output of Zig-Zag-Out .....	83
Figure 5.26.b:Input/Output of Zig-Zag-Out .....	84
Figure 5.27:Floor plan of Zig-Zag-Out.....	85
Figure 5.28.GDF of blkbuff' .....	85
Figure 5.29.a:GDF of blkbuff's input part .....	87
Figure 5.29.b:GDF of blkbuff's input part .....	88
Figure 5.30:Input/Output of blkbuff .....	88
Figure 5.31:Floor plan of blkbuff .....	90
Figure 5.32:GDF of Mymux21 .....	90
Figure 5.33:Input/Output of Mumux21 module.....	91
Figure 5.34:Floor plan of Mumux21 .....	92
Figure 5.35: Changing bits per pixels .....	93