Novel Control Algorithms for Inverter-Based Custom Power Conditioners

by

Mostafa Ibrahim Marei

A thesis

presented to the University of Waterloo
 in fulfillment of the
 thesis requirement for the degree of
 Doctor of Philosophy
 in

Electrical and Computer Engineering

Waterloo, Ontario, Canada, 2004

©Mostafa Marei, 2004

I hereby declare that I am the sole author of this thesis.
I authorize the University of Waterloo to lend this thesis to other institutions or individuals
for the purpose of scholarly research.
Mostafa Marei
I further authorize the University of Waterloo to reproduce this thesis by photocopying or by
other means, in total or in part, at the request of other institutions or individuals for the
other means, in total or in part, at the request of other institutions or individuals for the purpose of scholarly research.
purpose of scholarly research.
purpose of scholarly research.
purpose of scholarly research.

The University of Waterloo requires the signatures of all persons using or photocopying this thesis. Please sign below, and give address and date.

Abstract

Power electronic conditioners have been proved to be an effective way to compensate for different current and voltage disturbances in distribution systems. These Custom Power (CP) conditioners, offer flexible solutions for Power Quality (PQ) problems. The challenge in applying CP devices is the calculation of the required compensating signals. The motivation for focusing on adaptive extraction techniques is to overcome the drawbacks of the analogue LPF and HPF. Although the LPF or HPF are easy to implement with analogue circuits, they are characterized by their low detecting precision, sensitivity to change in their circuit parameters, poor adaptation, and their introduction of gain and phase errors in detecting signals. However, the computational burden of the adaptive techniques complicates their implementation requirements. In this sense, control algorithms are required that are capable of tracking and extracting the PQ disturbance, and then constructing the compensating control signal of the CP conditioner.

This thesis presents efficient control algorithms for the inverter based CP devices to compensate for various PQ problems. The proposed techniques are adaptive, feedforward, and simple in overcoming the deficiencies of the available control strategies. One proposed control strategy is based on the instantaneous tracking of the voltage envelope to compensate for the voltage disturbances such as flicker and sag. Both the adaptive linear combiner (ADALINE) algorithm and the Recursive Least Square (RLS) algorithm are utilized for the on-line tracking of the voltage envelope. The difference between the estimated envelope and the required voltage level is used to drive the Distribution STATic synchronous COMpensator (DSTATCOM) to inject the required reactive power to compensate voltage fluctuations.

Another control strategy which is based on the estimation of the symmetrical components is also designed. Novel Multi-Output (MO) structures are developed for both the ADALINE and the RLS algorithms to enable the estimation of the symmetrical components. A processing unit to estimate the harmonics and symmetrical components, as well as to resolve the fundamental positive sequence component to its active and reactive parts, is introduced. This processing unit is employed to control the Dynamic Voltage Restorer (DVR) to compensate for various PQ problems related to the voltage.

The new era of deregulation accounts for the proliferation of Distributed Generation (DG). The increasing trend to utilize DG in distribution systems motivates the development of a new CP device, which is called the Flexible DG (FDG). This proposed FDG utilizes the existing inverter link of distributed resources such as fuel cells, photovoltaics, and microturbines to not only control the active power flow, but also to mitigate unbalance, harmonics, flicker and sag and to manage the reactive power of the system. The FDG is similar to the FACTS, but works at the distribution level. The proposed processing unit is further employed to coordinate the different functions of this new CP device.

Acknowledgements

I wish to express my profound gratitude to my supervisors, Prof. M.M.A. Salama and Prof. E.F. El-Saadany, for the opportunity and support to pursue this research. I sincerely appreciate their guidance and their confidence in my abilities to complete my Ph.D. studies.

Also, I want to thank Prof. A. Chikhani, Prof. M. Kazerani, Prof. F. Karray, and Prof. S. Jayaram for serving on my examining committee. Thanks are due to my external examiner, Prof. H. Akagi, for his coming from Japan to referee this thesis. Thanks to my colleagues, Dr. T. Abdel-Galil for his brotherhood advice and help, T. El-Fouly, H. Zeineldin, and M. El-Dery for their interest and friendship.

In addition, I am grateful to the OGS for their financial support for my Ph.D. program.

From my heart, to my wife Soha, thank you, for enduring my hectic schedules, and providing understanding and encouragement which has enabled me to do this work. Finally, I wish to thank my parents for everything they have done for me. They have encouraged me throughout my academic career, and I certainly owe all of my success to their loving support and guidance.

To my Parents, my wife Soha and little daughter Yara.

Contents

1	Intro	duction and objective	1
	1.1	Preamble	1
	1.2	Research Motivation	5
	1.3	Thesis Objectives	6
	1.4	Outline of the Thesis	7
2	Litera	ature Survey	9
	2.1	Introduction	9
	2.2	Power Circuit Classification of APLCs	11
	2.	2.1 Shunt APLC	12
	2.	2.2 Series APLC	13
	2.	2.3 Hybrid Filters	16
	2.	2.4 Unified Power Quality Conditioner (UPQC)	17
	2.	2.5 Other Converter Topologies	19
	2.3	Functionality Classification of APLCs	20
	2	Harmonic Compensation	22
	2	3.2 Unbalance	22
	2	Combined Compensation for Reactive Power, Unbalance and	
		Harmonics 2	23
	2	Flicker Compensation and Voltage Regulation	23
	2	3.5 Sag/Swell Mitigation	23
	2.4	Control Techniques Classification of APLCs	24
	2.4	4.1 Instantaneous Reactive Power Algorithm	25

	2.4.2	Orthogonal Currents Method (i _p -i _q)
	2.4.3	Synchronous Detecting Method
	2.4.4	Synchronous Reference Frame (SRF)
	2.4.5	Synchronous Flux Detection Algorithm
	2.4.6	Voltage Detection based Notch Filter Method
	2.4.7	Harmonic Resistance Method
	2.4.8	Sinusoidal Peak Detector Technique
	2.4.9	Power Balance Concept (PCB)
	2.4.10	RMS Method
	2.4.11	DVR Control Techniques
	2.5 Sum	mary of the Drawbacks of Available Control Techniques 34
	2.6 Cha	pter Assessment
3	Voltage Fli	cker Envelope Tracking 37
	3.1 Intro	oduction
	3.2 Flich	xer Waveform Model
	3.3 Ada	ptive Linear Neuron (ADALINE) Algorithm
	3.4 Rec	ursive Least Square (RLS) Algorithm
	3.4.1	Theory
	3.4.2	Stability of the RLS Algorithm for Envelope Tracking Problem 40
	3.5 Sim	ulation Results 47
	3.5.1	Dynamic Performance Evaluation
	3.5.2	Parametric Sensitivity
	3.5.2	2.1 The Learning Rate: 50
	3.5.2	2.2 The Forgetting Factor: 52
	3.5.3	The ADALINE Versus The RLS 52
	3.5.4	Flicker Tracking of a Resistance Welder
	3.6 Exp	erimental Verification
	3.6.1	Implementation of the ADALINE
	3.6.2	Implementation of the RLS Algorithm 57

	3	Experimental Results
		3.6.3.1 Parametric Sensitivity
		3.6.3.2 Multi-Step Operation 65
	3.7	Chapter Assessment 68
4	Sym	trical Components Estimation 7
	4.1	Introduction
	4.2	Symmetrical Components Model 7
	4.3	The Proposed MO-ADALINE Algorithm 7-
	4.4	The Proposed MO-RLS Algorithm 7
	4.5	Reduced Order Symmetrical Components Model
	4.6	A Processing Unit for Symmetrical and Harmonic
		Components Estimation 7
	4	Direct Estimation of the D-Q Components of the
		Positive Sequence Current 8
	4	2 Harmonic Components Extraction
	4	The Proposed Processing Unit 8.
	4.7	Applications and Results 8
	4	1 Dynamic Performance Evaluation
		4.7.1.1 MO-ADALINE and the MO-RLS Versus the KF
		4.7.1.2 Parametric Sensitivity 9
	4	2 EMTDC Simulation of the Processing Unit
		4.7.2.1 Normal Operation 95
		4.7.2.2 Fault Conditions 97
	4.8	Experimental Verification
	4	1 Implementation of the MO-ADALINE
	4	2 Experimental Results
	10	Chanter ∆ssessment 10

5	Effic	ient Con	trol Algorithms for DSTATCOM and DVR	106
	5.1	Introdu	uction	106
	5.2	Envelo	ope Tracking for Flicker Mitigation	109
	5.	.2.1	Envelope Tracking-Based Control Algorithm	109
	5.	.2.2	System Configuration	111
	5.	.2.3	Results	112
		5.2.3.1	Case 1: Resistance Welder Flicker Mitigation	113
		5.2.3.2	2 Case 2: Arc Furnace Flicker Mitigation (RLS Algorithm)	116
		5.2.3.3	3 Case 3: Arc Furnace Flicker Mitigation (ADALINE)	117
	5.3	Limita	tion of the Envelope Tracking Control Strategy	118
	5.4	Symm	etrical Components estimation for Sag and Flicker Mitigation	121
	5.	.4.1	Structure of the DVR	121
	5.	.4.2	The Proposed Control Strategy	123
	5.	.4.3	Results	124
		5.4.3.1	Case 1: Sag Mitigation	125
		5.4.3.2	2 Case 2: Flicker Suppression	130
	5.5	Chapte	er Assessment	132
6	A Ne	w Custo	m Power Device: FDG	134
	6.1	Introdu	uction	134
	6.2	Philos	ophy Behind the Proposed FDG	135
	6.3	Contro	ol Algorithm for the shunt FDG	137
	6.	.3.1	Active Power Control	137
	6	.3.2	Disturbance Components Mitigation	139
		6.3.2.1	FLC Design For Voltage Compensation	141
	6.3.2.2 Harmonics, Unbalance, and Reactive Power Compensation			143
	6.4	Result	s	144
	6.	.4.1	Case 1: Harmonics, Unbalance, and Reactive	
			Power Compensation	145
	6	.4.2	Case 2: Voltage Fluctuation Compensation	150

	6.5	Universal FDG (UFDG)	153
	6.5	Chapter Assessment	157
7	Introd	luction and objective	159
	7.1	Summary	159
	7.2	Contributions	163
	7.3	Directions for Future Work	165
	BIBL	IOGRAPHY	167
	LIST	OF PUBLICATIONS	182
	APPE	NDIX: Kalman Filter	184

List of Figures

Figure 2.1: Classification of APLCs.	11
Figure 2.2: (a) CSI topology, (b) VSI topology.	12
Figure 2.3: Series APLC topology.	16
Figure 2.4: Possible hybrid filter configuration: (a) Shunt APF with passive filter, (b) Shunt APF in series with passive filter, (c) Series APF with passive filter.	17
Figure 2.5: Configuration of unified power quality conditioner.	18
Figure 2.6: Block diagram of modular APLC.	20
Figure 2.7: Block diagram of the instantaneous reactive power theory.	25
Figure 2.8: SRF block diagram.	29
Figure 2.9: Block diagram of the harmonic resistance method.	30
Figure 2.10: Sinusoidal peak detector method.	31
Figure 2.11: Block diagram of calculating supply current based DC capacitor voltage regulator technique.	32
Figure 3.1: Block diagram of flicker tracking model.	42
Figure 3.2: Basic ADALINE structure.	43
Figure 3.3: Flicker tracking with the ADALINE.	48
Figure 3.4: Flicker tracking with the RLS.	49
Figure 3.5: Effect of learning rate on the envelope tracking.	51
Figure 3.6: Effect of forgetting factor on the envelope tracking.	53
Figure 3.7: System under study.	55
Figure 3.8: Tracking of the resistance welder flicker.	56
Figure 3.9: Experimental setup.	60
Figure 3.10: Sampled voltage.	60
Figure 3.11: ADALINE envelope tracking $\alpha = 0.25$.	61

Figure 3.12: ADALINE envelope tracking $\alpha = 0.5$.	62
Figure 3.13: ADALINE envelope tracking $\alpha = 0.1$.	62
Figure 3.14: RLS envelope tracking $\lambda = 0.7$.	63
Figure 3.15: RLS envelope tracking $\lambda = 0.9$.	64
Figure 3.16: RLS envelope tracking $\lambda = 1$.	64
Figure 3.17: ADALINE envelope tracking of multi-step voltage fluctuation	65
Figure 3.18: Wide view from Figure 3.17.	66
Figure 3.19: RLS envelope tracking of multi-step voltage fluctuation (switching at the peak value).	67
Figure 3.20: RLS envelope tracking of multi-step voltage fluctuation (switching at zero crossing).	67
Figure 4.1: Structure of MO-ADALINE for tracking asymmetrical components	76
Figure 4.2: Space vectors of load voltage and current in a simple network	80
Figure 4.3: Block diagram of the proposed processing unit for three-wire systems	84
Figure 4.4: Block diagram of the proposed processing unit for four-wire systems	85
Figure 4.5: Three-phase unbalanced current set.	87
Figure 4.6: Estimated amplitude and phase angle of symmetrical components using the MO-ADALINE.	88
Figure 4.7: Symmetrical components estimation with the MO-ADALINE	89
Figure 4.8: Estimated amplitude and phase angle of symmetrical components using the MO-RLS.	90
Figure 4.9: Symmetrical components estimation with the MO-RLS.	91
Figure 4.10: Symmetrical components estimation with KF, MO-ADALINE and MO-RLS.	92
Figure 4.11: Simple distribution system configuration.	94

Figure 4.12: Normal operation: estimated signals by the proposed processing unit 96
Figure 4.13: Normal operation: (a) Phase <i>a</i> voltage, active and reactive components of fundamental load current, and (b) Estimated load harmonics 97
Figure 4.14: Fault condition: estimated signals by the proposed processing unit 98
Figure 4.15: Fault condition: (a) Phase <i>a</i> voltage, active and reactive components of fundamental load current, and (b) Estimated load harmonics 99
Figure 4.16: Three-phase unbalanced signals.
Figure 4.17: Estimated positive sequence.
Figure 4.18: Estimated negative sequence.
Figure 4.19: Estimated zero sequence.
Figure 4.20: Simulation results. 104 Figure 5.1: Main components of the DSTATCOM. 108
Figure 5.2: Block diagram of the proposed DSTATCOM control system. 110 Figure 5.3: System configuration. 111
Figure 5.4: Flicker mitigation of the resistance welder: (a) pu voltage at PCC, (b) Phase <i>a</i> voltage and its envelope, and (c) VSI current of phase <i>a</i> 113
Figure 5.5: Phase angle θ : (a) Estimated by the RLS algorithm and (b) PLL 114
Figure 5.6: Flicker mitigation of the resistance welder: (a) quadrature current command i_q^* , (b) Compensated reactive power Q, and (c) DC side voltage
Figure 5.7: Flicker mitigation of the arc furnace using the RLS algorithm
Figure 5.8: Flicker mitigation of the arc furnace using the ADALINE
Figure 5.9: Phasor diagram of single-phase system. 119
Figure 5.10: Envelope tracking control strategy for single-phase DSTATCOM 120