



# **SUCCESSIVE APPROXIMATION REGISTER WITH CONTINUOUS DIS-ASSEMBLY ALGORITHM (SAR-CD) AND CIRCUIT DESIGN FOR TIME-BASED ANALOG TO DIGITAL CONVERTERS (TADC)**

by

**Karim Osama Ragab Mahmoud**

A Thesis Submitted to the  
Faculty of Engineering at Cairo University  
in Partial Fulfillment of the  
Requirements for the Degree of  
**MASTER OF SCIENCE**

in

**ELECTRONICS AND COMMUNICATIONS ENGINEERING**

FACULTY OF ENGINEERING, CAIRO UNIVERSITY  
GIZA, EGYPT

2017



# SUCCESSIVE APPROXIMATION REGISTER WITH CONTINUOUS DIS-ASSEMBLY ALGORITHM (SAR-CD) AND CIRCUIT DESIGN FOR TIME-BASED ANALOG TO DIGITAL CONVERTERS (TADC)

by

**Karim Osama Ragab Mahmoud**

A Thesis Submitted to the  
Faculty of Engineering at Cairo University  
in Partial Fulfillment of the  
Requirements for the Degree of  
**MASTER OF SCIENCE**

in

**ELECTRONICS AND COMMUNICATIONS ENGINEERING**

Under the Supervision of

Associate Prof. **Ahmed Emira**  
Electronics and Communication  
Department-Cairo University  
Principal Advisor

Assistant Prof. **Hassan Mostafa**  
Electronics and Communication  
Department-Cairo University  
Advisor

FACULTY OF ENGINEERING, CAIRO UNIVERSITY  
GIZA, EGYPT

2017



# SUCCESSIVE APPROXIMATION REGISTER WITH CONTINUOUS DIS-ASSEMBLY ALGORITHM (SAR-CD) AND CIRCUIT DESIGN FOR TIME-BASED ANALOG TO DIGITAL CONVERTERS (TADC)

by

Karim Osama Ragab Mahmoud

A Thesis Submitted to the

Faculty of Engineering at Cairo University

in Partial Fulfillment of the

Requirements for the Degree of

MASTER OF SCIENCE

in

ELECTRONICS AND ELECTRICAL COMMUNICATIONS ENGINEERING

Approved by the examining Committee

---

Associate Prof. Ahmed Emira,    Thesis Main Advisor

---

Prof. Muhammed Riad El Gonamy,    Internal Examiner

---

Associate Prof. Yahia Ghallab,    External Examiner  
(Zewail City for Science and Technology)

FACULTY OF ENGINEERING, CAIRO UNIVERSITY

GIZA, EGYPT

2017



**Engineer's Name:** Karim Osama Ragab  
**Date of Birth:** 8/9/1989  
**Nationality:** Egyptian  
**E-mail:** engkarimosama@gmail.com  
**Phone:** 01002393426  
**Address:** Electronics and Communications Engineering  
Department, Cairo University,  
Giza 12613, Egypt  
**Registration Date:** 01/10/2012  
**Awarding Date:** 2017  
**Degree:** Master of Science  
**Department:** Electronics and Communications Engineering



**Supervisors:** Associate prof. Ahmed Emira  
Assistant prof. Hassan Mostafa

**Examiners:**

Associate prof. Ahmed Emira	(Thesis main advisor)
Prof. Muhammed Riad El Gonamy	(Internal examiner)
Associate prof. Yahia Ghallab (Zewail City for Science and Technology)	(External examiner)

**Title of Thesis:** Successive Approximation register with Continuous  
Dis-assembly Algorithm (SAR-CD) and circuit design for  
Time-based Analog to Digital Converters (TADC)

**Key Words:**

Time to Digital Converter (TDC); Voltage to Time Converter (VTC); Analog to Digital Converter (ADC); Biomedical circuits

**Summary:**

This work proposes a novel algorithm for analog to digital conversion. The algorithm is a modified version of the successive approximation algorithm in which binary sub-weights of the input maximum are used to evaluate the corresponding digital words in a cyclic manner. The proposed algorithm moves the conditioning between the evaluated bits from the analog domain to the digital domain. In folded versions of the successive approximation ADC circuits, in which bits are evaluated in an iterative fashion, digital to analog converters may not be needed anymore. This major advantage promises for reduction in fabrication area and power consumption. A full mathematical proof for the algorithm is also introduced. A new circuit design is developed to utilize the algorithm benefits. Results show competent power and reduction with state-of-art designs.





# Acknowledgment

In the name of Allah the most merciful the most gracious; all thanks to Allah the Lord of the Heavens and Earth and peace be upon Mohamed and his companions. I am also very grateful to have Associate Prof. Ahmed Emira as my principle supervisor. I wish to express my gratitude to my adviser, Prof. Hassan Mostafa who was helpful and offered invaluable assistance, support and guidance. I am pleased to have all the teaching assistance crew to help me in every step.

Many thanks to my family and friends for their support and help through the duration of this work.

My deepest gratitude to my family. Without their encouragement, I would not have gone this far.

Karim.



# Abstract

**A**NALog to Digital Converters(ADC) and Digital to Analog Converters(DAC) define the boundaries between the analog and digital blocks in every machine. Optimizing powerful data converters means that more analog blocks can be digitized. Digital blocks are much easier in design and manipulation. Also they provide robust performance against noise with less power consumption and fabrication area benefitting every new fabrication technology.

Many ADC architectures have been proposed to serve wide range of applications. Choosing the right ADC architecture is based on many factors such as sampling rate, power consumption, fabrication area, resolution, robustness towards Process, Voltage and Temperature (PVT) changes. Sigma-delta, flash, pipelined and Successive Approximation Register (SAR) present a wide range of architectures.

Time-based ADC (TADC) is a special category of ADCs in which part of the data converter is desired to be digital in nature. The conversion between an analog quantity and the corresponding digital representation is done in two steps. The first step is to convert the analog quantity from voltage amplitude change into time change. In the second step, the signal representation in time change is converted to the corresponding digital binary representation. Most of the conversion effort is done in the second step. As the job is now simplified by the first step, the second one is expected to be implemented by digital components.

This work proposes a novel algorithm for analog to digital conversion. The algorithm is a modified version of the successive approximation algorithm in which binary sub-weights of the input maximum are used to evaluate the corresponding digital words in a cyclic manner. The proposed algorithm moves the conditioning between the evaluated bits from the analog domain to the digital domain. In folded versions of the successive approximation ADC circuits, in which bits are evaluated in an iterative fashion, digital to analog converters may not be needed anymore.



This major advantage promises for reduction in fabrication area and power consumption. A full mathematical proof of the algorithm is also introduced. A new circuit design is developed to utilize the algorithm benefits. Results show competent power and area reduction with state-of-art designs.

This work is arranged as follows: Chapter II presents a brief review to the main analog to digital conversion approaches and measures. Also, Time-based analog to digital conversion concepts and circuit architectures are presented in the same chapter. The proposed SAR-CD algorithm with derived proof is introduced in Chapter III. Chapter IV proposes two circuit design architectures using the new algorithm with detailed analysis with results . It also introduces calibration algorithm for the second circuit architecture to compete for the Process Voltage Temperature (PVT) changes.



# Table of Contents

<b>Acknowledgment</b>	<b>vi</b>
<b>Abstract</b>	<b>vii</b>
<b>List of Tables</b>	<b>xii</b>
<b>List of Figures</b>	<b>xii</b>
<b>List of Symbols and Abbreviations</b>	<b>xiv</b>
<b>1 Introduction</b>	<b>1</b>
<b>2 Background</b>	<b>3</b>
2.1 ADC functions . . . . .	4
2.1.1 Sampling . . . . .	4
2.1.2 Quantization . . . . .	5
2.2 ADC static characteristics . . . . .	6
2.2.1 Offset error . . . . .	7
2.2.2 Gain error . . . . .	7
2.2.3 Differential Non Linearity . . . . .	8
2.2.4 Integral Non-Linearity . . . . .	9
2.2.5 Missing Codes . . . . .	10
2.3 ADC Dynamic characteristics . . . . .	11
2.3.1 Analog Input Bandwidth . . . . .	11
2.3.2 Input Impedance . . . . .	12
2.3.3 Equivalent input referred noise . . . . .	12
2.3.4 Maximum sampling frequency and conversion time . . . . .	12
2.3.5 Signal to Noise Ratio (SNR) . . . . .	13
2.3.6 Signal to Noise and Distortion Ratio (SNDR) . . . . .	14
2.3.7 Dynamic range . . . . .	15