

AIN SHAMS UNIVERSITY FACULTY OF ENGINEERING Electronics Engineering and Electrical Communications

Wake-up Receiver for Wireless Sensor Network Applications

A Thesis submitted in partial fulfillment of the requirements of Master of Science in Electrical Engineering (Electronics Engineering and Electrical Communications)

by

Samer Sayed Bahr Idres

Bachelor of Science in Electrical Engineering (Electronics Engineering and Electrical Communications) Faculty of Engineering, Ain Shams University, 2012

Supervised By

Prof. Hani Fikry Ragai Dr. Mohamed Ahmed Mohamed El-Nozahi



AIN SHAMS UNIVERSITY FACULTY OF ENGINEERING Electronics Engineering and Electrical Communications

Wake-up Receiver for Wireless Sensor Network Applications

by

Samer Sayed Bahr Idres

Bachelor of Science in Electrical Engineering (Electronics Engineering and Electrical Communications) Faculty of Engineering, Ain Shams University, 2012

Examiners' Committee

Name and affiliation	Signature
Prof. El-Sayed Mostafa Saad Electronics Engineering and Electrical Communications Faculty of Engineering, Helwan University.	
Prof. Emad El-din Mahmoud Hegazi Electronics Engineering and Electrical Communications Faculty of Engineering, Ain Shams University.	
Prof. Hani Fikry Ragai Electronics Engineering and Electrical Communications Faculty of Engineering, Ain Shams University.	
	Date:/

Statement

This thesis is submitted as a partial fulfillment of Master of Science in Electrical Engineering, Faculty of Engineering, Ain shams University. The author carried out the work included in this thesis, and no part of it has been submitted for a degree or a qualification at any other scientific entity.

Samer Sayed Bahr Idres

Signature

.....

Date: 30 July 2016

Researcher Data

Name: Samer Sayed Bahr Idres

Date of Birth: 22/10/1990 Place of Birth: Cairo, Egypt

Last academic degree: Bachelor of Science

Field of specialization: Electronics and Communication

Engineering

University issued the degree: Ain Shams University

Date of issued degree: 17 September 2012

Current job: Teaching and Research Assistance at Faculty of

Engineering, Ain Shams University

Thesis Summary

The realization of wireless sensor networks (WSN) demands ultralow power wireless communication capability. Because the radio transceiver consumes power whenever it is active, it is more efficient to leave the receiver off and wake it up asynchronously only when needed. A dedicated wake-up receiver can continuously monitor the channel, listening for a wake-up signal from other nodes and activating the main receiver upon detection. This thesis aims to design a low power wake-up receiver targeting wireless sensor networks application. The main focusing is the design of low noise and low power architectures for the main building blocks of the wake-up receiver. The proposed wake-up receiver is designed and fabricated using CMOS technology. The measurement results show a good sensitivity performance (-59 dBm, -55 dBm, and - 49 dBm for 20 kbps, 100 kbps, and 200 kbps, respectively, and 57 GHz input frequency) that matched with the simulation results.

The thesis is divided into six chapters as described below.

Chapter 1

In this chapter, an introduction about the design of wireless sensor nodes and the importance of the wake-up receivers is presented. The thesis motivation, challenges, main contributions, and organization are then briefly discussed.

Chapter 2

This chapter includes the basic design consideration of wake-up receivers, and literature survey for the implemented wake-up receivers. Also, a concept background is introduced for the envelope detectors and its different topologies and architectures.

Chapter 3

Three sensitivity enhancement techniques are proposed in this chapter to increase the sensitivity performance of envelope detectors. Two of these techniques are based on noise cancelling of the envelope detector main devices. The other technique is based on the efficient current distribution between the envelope detector core itself and the baseband amplifier after the envelope detector.

Chapter 4

This chapter includes the proposed wake-up receiver system design and the system level simulations. This chapter also presents the circuit implementation of all system blocks, and the integration of the complete wake-up receiver. The wake-up receiver performance is checked using the circuit level simulations.

Chapter 5

Chapter five shows the post-layout and the measurement results of the fabricated wake-up receiver using CMOS technology. These results are analysed and compared with the performances of the state of the art wake-up receivers. Also, the main measurements setups are presented in this chapter.

Chapter 6

Chapter six concludes the thesis work with possible directions for future work.

Key words: wireless sensor networks, wireless body area network, wake-up receiver, envelope detectors, noise cancelling, low power, millimetre-wave, low noise amplifier, programmable gain amplifier, and analog to digital converter.

Acknowledgment

I am mostly grateful to ALLAH for bestowing upon me the chance, strength, and ability to complete this work. I wish to express my most gratitude to my supervisors, Dr. Mohamed El-Nozahi and Prof. Hani F. Ragai, for their guidance, encouragement, and useful discussions.

I am very grateful to Dr. Mohamed El-Nozahi who has been more than supervisor to me. I have learned from him both on technical and personal levels. I would like to thank Prof. Hani F. Ragai who taught me dedication in work.

Many thanks goes to Professor El-Sayed Mostafa and Professor Emad Hegazi for serving as my defense committee members and taking parts from their valuable time to read and judge my thesis work.

Many thanks to all my colleagues and friends for the many fruitful discussions and encouragement.

Last but not least, I would like to thank my parents, for their patience, care, and love that guided me through the whole journey.

Samer Sayed Bahr Idres
Electronics Engineering and Electrical Communications
Faculty of Engineering
Ain Shams University
Cairo, Egypt
July 2016

Contents

\mathbf{C}	ontei	${f nts}$	xi
Li	st of	Figures	vii
Li	st of	Tables	ΧV
A	bbre [.]	viations xx	vii
$\mathbf{S}_{\mathbf{J}}$	mbc	ols	xi
1	Inti	roduction	1
	1.1	Motivation	8
	1.2	Challenges	9
	1.3	Contributions	9
	1.4	Thesis Organization	10
	1.5	Summary	12
2	Bac	ckground	13
	2.1	Wake-up Receiver Main Design Considerations and	
		Specifications	13
		2.1.1 Wake-up Receiver Integration in WSN Nodes	14
		2.1.2 Wireless Communication Type and Parameters	16
		2.1.3 Modulation Schemes	18
		2.1.4 Wake-up Receivers Standards and Operating	
		Frequencies	20
		2.1.5 Working Environment and Functionality	20
	2.2	Wake-up Receivers in the Literature	22
	2.3	Envelope Detectors	27
		2.3.1 General EDs Architectures	29

Table of Contents xiv

		2.3.2 Conventional EDs Performance Analy 2.3.2.1 Conversion Gain		31 31
		2.3.2.2 Sensitivity		38
		2.3.3 Literature Survey of EDs		44
	2.4	Summary		47
3	Hig	gh Sensitivity Envelope Detectors		49
	3.1	Common Source – Common Gate LNED		50
	3.2	Two Stage Common Source - Common Gate	NCED .	60
	3.3	Common Source with negative resistance NC	ED	71
	3.4	Comparison of The Three Topologies		82
	3.5	Summary		84
4	The	e Proposed Wake-up Receiver		87
	4.1	Wake-up Receiver Architecture		88
		4.1.1 LNA First versus ED First Tuned Rl	F Archi-	
		tecture		88
		4.1.2 Complete Proposed Wake-up Architec	eture	91
	4.2	System Analysis		93
		4.2.1 Sensitivity and Noise performance		93
		4.2.2 ADC Dynamic Range and Gain of th		0 F
		ing Blocks		95
		4.2.3 The Required Specification of the Buil		
		4.2.4 System Behavioural Model Simulation		98
	4.3	Circuit Implementation		99
		4.3.1 Envelope Detector and Baseband Am	_	100
		4.3.2 Programmable Gain Amplifier		109
		4.3.3 Analog to Digital Converter		115
		4.3.3.1 Sample and Hold		115
		4.3.3.2 Voltage References Ladder .		119
		4.3.3.3 Comparator		120
		4.3.3.4 Thermometer to Binary Enc	oder	123
		4.3.3.5 Overall ADC Performance .		123
	4.4	Wake-up Receiver Integration		126
	4.5	Summary		134
5	Mea	asurements Results	-	137

	5.1 5.2 5.3	PCB Design General Consideration	144 148 151
6	Con	clusion	159
	6.1	Summary	162
\mathbf{A}	Mat	tlab File for Sensitivity Calculations	163
\mathbf{B}	Beh	avioural Model Verilog/Verilog-A files	167
	B.1	Envelope Detector	167
	B.2	Baseband Low Noise Amplifier	169
	B.3	Programmable Gain Amplifier	170
	B.4	Analog to Digital Converter	172
	B.5	Automatic Gain Control	174
	B.6	Analog to Digital Interface	175
	B.7	Digital to Analog Interface	176
	B.8	Ideal Digital to Analog Converter	177
	B.9	Ideal Switch	178
Bi	bliog	graphy	181