



FPGA Implementation of LMS Adaptive Filter

By

Eng. Mohamed Salah Mohamed

A Thesis Submitted to the

Faculty of Engineering Ain Shams University

In Partial Fulfillment of the

Requirement of the Degree of

MASTER OF SCIENCE

In

ELECTRONICS AND COMMUNICATION ENGINEERING DEPARTMENT



FACULTY OF ENGINEERING, AIN SHAMES UNIVERSITY

EGYPT, 2010

FPGA Implementation of LMS Adaptive Filter

By

Eng. Mohamed Salah Mohamed

A Thesis Submitted to the

Faculty of Engineering Ain Shames University

In Partial Fulfillment of the

Requirement of the Degree of

MASTER OF SCIENCE

In

ELECTRONICS AND COMMUNICATION ENGINEERING DEPARTMENT

Under the Supervision of

Prof.Dr. Abd El-Halim Zekry

Dept. of Electronics & Comm.,

Faculty of Engineering,

Ain Shames University.

Prof.Dr. Mohamed Kamel El-Said

Dept. of Electronics & Comm.,

Faculty of Engineering,

Ain Shames University.



FACULTY OF ENGINEERING, AIN SHAMES UNIVERSITY

EGYPT, 2010

FPGA Implementation of LMS Adaptive Filter

By

Eng. Mohamed Salah Mohamed

Approved by the

Examining Committee

Prof. Dr.

Prof. Dr.

Prof. Dr.

FACULTY OF ENGINEERING, AIN SHAMES UNIVERSITY

EGYPT, 2010

List of Figures

Figure 1.1 PLA Structure Before Programming.....	1
Figure 1.2 SRAM And Pass Gate Structure	2
Figure 1.3 Generic Island Style Routing Architecture.....	3
Figure 1.4 Arrangements of Slices Within The CLB.....	4
Figure 1.5 The Left Hand Slice	5
Figure 1.6 Schematic Description Of A Half-Adder.....	7
Figure 2.1 Discrete Adaptive Filters.....	10
Figure 2.2 Filtering Problem	11
Figure 2.3 a: System Identification, Figure 2.3 b: Inverse Modeling	20
Figure 2.3 c: Prediction, Figure 2.3 d: Noise Cancellation	20
Figure 3.1 GUI.....	21
Figure 3.2 LMS Block Diagram	22
Figure 3.3 Wiener Filter Output Coefficient	22
Figure 3.4 LMS Filter Output Coefficient With $\mu = 0.3$	23
Figure 3.5 LMS Filter Output Coefficient With $\mu = 0.1$	23
Figure 3.6 GUI Output	24
Figure 3.7 Noise Cancellation SIMULINK Block Diagram And The Results	25
Figure 3.8 Sine Wave Parameters.....	26
Figure 3.9 Additive White Gaussian Noise Parameters	26
Figure 3.10 Gaussian Filter Parameters.....	27
Figure 3.11 LMS Filter Parameters	28

Figure 3.12 System Identification SIMULINK Block Diagram And The Results	29
Figure 3.13 sinusoidal signal parameters	30
Figure 3.14 Filter Parameters	30
Figure 3.15 LMS Filter Parameters	31
Figure 4.1(a) Direct Form FIR Structure Figure 4.1(b) Transposed Form FIR Structure	36
Figure 5.1 System Identification Block Diagram	41
Figure 5.3 Input, Desired And Output DAT Files.....	42
Figure 5.4 MATLAB Conversions To Input, Desired And Output DAT Files.....	43
Figure 5.5 Test Result Of 16 Tap Filter Designed By FDATOOL.....	43
Figure 5.6 Complete Block Diagram Of System Identification System On FADVANTAGE	44
Figure 5.7 Filter Coefficient	45
Figure 5.8 Frequency Response Of The Filter Coefficient	45
Figure 5.9 Frequency Response Of The Unknown Filter (FDATOOL)	45
Figure 5.10 Simulation Result Of Complete System	46
Figure 5.11 Filter Coefficient Of The FDATOOL Same As Figure 5.7	46
Figure 5.12 Noise Cancelation System Output	46
Figure 5.13 Noise Cancelation System Output	47
Figure 5.14 Xilinx Spartan3 3s200ft256 Kit.....	47
Figure 5.15 Area Report Of Adaptive Filter On 3s200ft256 FPGA	49
Figure 5.16 Total Area Report Of Adaptive Filter On 3s200ft256 FPGA	49
Figure 5.17 No Constraint Violations Is Found	50
Figure 5.18 Clock Frequency Report (Max. Clock Frequency is 88.363 MHz)	50

List of Tables

Table 1.1 Half-Adder Truth Table.	6
Table 4.1 Partial Products Table For Coefficient Five	38

List of Abbreviation

ASIC	Application of Specific Integrated Circuit
CLB	Configurable Logic Block
CPLD	Complex Programmable Logic Device
DA	Distributed Arithmetic
DKCM	Dynamic Constant Coefficient Multiplier
DSP	Digital Signal Processing
EDK	Embedded Development Kit
FPGA	Field Programmable Gate Array
FPLD	Field Programmable Logic Device
FPU	Floating-Point Unit
HDL	Hardware Description Language
I/O	Input/output
IP	Intellectual Property
IPIC	IP Interconnect
IPIF	IP Interface
ISE	Integrated Software Environment
JTAG	Joint Test Action Group
KCM	Constant Coefficient Multiplier
LE	Logic Element
LMS	Least-Mean-Square
LUT	Look-up Table
MAC	Media Access Control
MIPS	Million Instructions per Second
MMI	Monolithic Memories Inc.
MMU	Memory Management Unit
OPB	On-chip Peripheral Bus
PAL	Programmable Array Logic
PLA	Programmable Logic Array
PLB	Processor Local Bus
PLD	Programmable Logic Device
PROM	Programmable Read Only Memory
RAM	Random Access Memory
RISC	Reduced Instruction Set Co
RLS	Recursive Least-Squares
ROM	Read Only Memory
RTL	Register Transfer Level
SoC	System-on-Chip
SRAM	Static Random Access Memory
TLB	Translation Look-aside Buffer
UART	Universal Asynchronous Receiver-Transmitter
VCM	Variable Coefficient Multiplier
VHDL	VHSIC Hardware Description Language
VHSIC	Very High Speed Integrated Circuit
VLSI	Very Large Scale Integration

Table of Content

LIST OF FIGURES	IV
LIST OF TABLES	VI
LIST OF ABBREVIATION	VII
TABLE OF CONTENT	VIII
ACKNOWLEDGEMENTS	XII
ABSTRACT	XIII
INTRODUCTION	XIV
THESIS SCOPE.....	XV
CHAPTER 1	1
PROGRAMMABLE LOGIC DEVICES.....	1
1.1. History of Programmable Logic	1
1.2. FPGA Architecture	2
1.3. Device Configuration	6
1.3.1. Schematic Design Entry	6
1.3.2. Hardware Description Languages	7
1.3.3. High Level Languages.....	7
1.4. Current Trends.....	8
CHAPTER 2	9
ADAPTIVE FILTER OVERVIEW	9
2.1. Introduction	9

2.2. Adaptive Filtering Problem	10
2.3. Adaptive Algorithms	11
2.3.1. Wiener Filter	11
2.3.2. Method of Steepest Descent	16
2.3.3. Least Mean Square Algorithm	17
2.4. Design criteria.....	18
2.5. Applications.....	19
CHAPTER 3	21
MATLAB AND SIMULINK IMPLEMENTATION.....	21
3.1 MATLAB GUI implementation	21
3.2 MATLAB SIMULINK Implementation	24
3.2.1. Noise cancellation.....	24
3.2.2. System identification	28
CHAPTER 4	32
FPGA IMPLEMENTATION	32
4.1. FPGA Realization Issues	32
4.2. Finite Precision Effects	32
4.2.1. Scale Factor Adjustment	33
4.2.2. Training Algorithm Modification.....	35
4.3. Loadable Coefficient Filter Taps	37
4.3.1. Computed Partial Products Multiplication	38
4.3.2. Embedded Multipliers	39

CHAPTER 5	41
FPGA IMPLEMENTATION RESULTS.....	41
5.1. System identification implementation on FPGA	41
5.2. Noise cancellation implementation on FPGA	46
5.3. Hardware verification	47
5.4. UART transceiver	48
5.5. Device Synthesis Results	49
5.5.1. Precision RTL Synthesis tool area report	49
5.5.2. Precision RTL Synthesis tool timing report	49
5.6. Conclusion	51
5.7. Future Work	52
APPENDIX A	53
LMS ADAPTIVE FILTER CODE	53
APPENDIX B	56
FDATool FILTER CODE	56
APPENDIX C.....	61
READ FROM FILE OR WRITE TO FILE VHDL CODE	61
BLANK SHEET	62
APPENDIX D	63
Filter VHDL CODE (without FDATool).....	63
APPENDIX E.....	64
MATLAB CODE FOR READ AND WRITE TO FILE	64

LMS Adaptive Noise Cancellation.....	64
APPENDIX F.....	66
C CODE FOR LMS.....	66
APPENDIX G	68
UART CODE	68
APPENDIX H.....	72
FDATool TUTORIAL	72
APPENDIX I.....	79
Xilinx ISE and Spartan-3 Tutorial	79
REFERENCES	101

Acknowledgements

The author takes this opportunity to express his deep gratitude, most sincere appreciation and utmost thanks to his advisors Dr. Mohamed Kamel El-Said and Dr. Abd El-Halim Zekry for their excellent guidance, valuable suggestions and continued encouragement during the whole thesis period.

Abstract

Filtering signals in real-time requires dedicated hardware to meet demanding time requirements. If the statistics of the signal are not known, then adaptive filtering algorithms can be implemented to estimate the signals statistics iteratively [1].

Modern field programmable gate arrays (FPGAs) include the resources needed to design efficient filtering structures. Furthermore, some manufacturers now include complete microprocessors within the FPGA fabric. This mix of hardware and embedded software on a single chip is ideal for fast filter structures with arithmetic intensive adaptive algorithms.

This thesis aims to combine efficient filter structures with optimized code to create a system-on-chip (SOC) solution for various adaptive filtering problems. Several different adaptive algorithms have been coded in VHDL as well as in MATLAB and C. The designs are evaluated in terms of speed, hardware resources, and power consumption.

System identification is one of the most interesting applications for adaptive filters, especially for the Least Mean Square algorithm, due to its strength and calculus simplicity. Based on the error signal, the filter's coefficients are updated and after certain conversion time filter's coefficients becomes almost exactly the unknown system' coefficients .System identification was mapped into a hardware description language, VHDL. The hardware was synthesized using FPGA (Xilinx Spartan3 3s200ft256 kit) with 50 MHz clock. Testing and verification procedures are described in details.

Introduction

One of the most popular adaptive algorithms available is gradient algorithm also called least-mean-square (LMS). Its popularity comes from the fact that it is very simple to be implemented. As a consequence, the LMS algorithm is widely used in many applications. Least – Mean - Square (LMS) adaptive filter is the main component of many communication systems; traditionally, such adaptive filters are implemented in Digital Signal Processors (DSPs). Sometimes, they are implemented in ASICs, where performance is the key requirement. However, many high-performance DSP systems, including LMS adaptive filters, may be implemented using Field Programmable Gate Arrays (FPGAs) due to some of their attractive advantages. Such advantages include flexibility and programmability, but most of all, availability of tens to hundreds of hardware multipliers available on a chip.

The LMS adaptive filter enjoys a number of advantages over other adaptive algorithms, such as strong behavior when implemented in finite-precision hardware, well understood convergence behavior and computational simplicity for most situations as compared to other adaptive algorithms.

Identifying an unknown system has been a central issue in various application areas such as control, channel equalization, echo cancellation in communication networks and teleconferencing etc. Identification is the procedure of specifying the unknown model in terms of the available experimental evidence, that is, a set of measurements of the input output desired response signals and an appropriately error that is optimized with respect to unknown model parameters. Adaptive identification refers to a particular procedure where we learn more about the model as each new pair of measurements is received and we update the knowledge to incorporate the newly received information.

The Least Mean Square (LMS) adaptive filter is a simple well behaved algorithm which is commonly used in applications where a system has to adapt to its environment. Architectures are examined in terms of the following criteria: speed, power consumption and FPGA resource usage.

Thesis Scope

This thesis will focus on FPGA implementation of the LMS Adaptive filter and verify it for using as a system identification of unknown system (FIR filter). The design of unknown FIR Filter was based on the use of FDATool in MATLAB which generates the VHDL code for the filter, also an optimized filter was made using VHDL code as another alternative. This thesis consists of five chapters, organized as follows:

Chapter One

This chapter presents a brief history of programmable logic devices from the simple beginning to their modern complex architectures. Current trends such as embedded DSP blocks are discussed, as well as the hardware description languages and tools that are used to program them.

Chapter Two

In this chapter we discuss an overview of the adaptive filtering problem and the various training algorithms

Chapter Three

In this chapter we discuss an overview of MATLAB implementation of various training algorithms also the implementation using SIMULINK, high level language like C.

Chapter Four

In this chapter we discuss the details of FPGA implementation of LMS filter for identifying unknown system using various techniques.

Chapter Five

In this chapter, we summarize the Results of this Thesis and propose the future work.