



## A LOW-COMPLEXITY FAST FOURIER TRANSFORM ARCHITECTURE

By

Ahmed Mamdouh Ahmed ElShafiy

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfilment of the
Requirements for the Degree of
MASTER OF SCIENCE

in

Electronics and Communications Engineering

### A LOW-COMPLEXITY FAST FOURIER TRANSFORM ARCHITECTURE

By

### Ahmed Mamdouh Ahmed ElShafiy

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfilment of the
Requirements for the Degree of
MASTER OF SCIENCE

in

Electronics and Communications Engineering

Under the Supervision of

Assoc. Prof. Omar Ahmed Ali Nasr

Associate Professor

Electronics and Communications Engineering Faculty of Engineering, Cairo University

### A LOW-COMPLEXITY FAST FOURIER TRANSFORM ARCHITECTURE

By

### Ahmed Mamdouh Ahmed ElShafiy

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfilment of the
Requirements for the Degree of
MASTER OF SCIENCE

in

Electronics and Communications Engineering

Assoc. Prof. Omar Ahmed Ali Nasr, Thesis Main Advisor

Approved by the Examining Committee:

Prof. Mohamed Fathy Abu El-Yazeed, Internal Examiner

Prof. Hani Fikry Ragai, External Examiner (Electronics and Communications Engineering department, Faculty of Engineering, Ain Shams University)

FACULTY OF ENGINEERING, CAIRO UNIVERSITY GIZA, EGYPT 2016

**Engineer's Name:** Ahmed Mamdouh Ahmed ElShafiy

**Date of Birth:** 11/1/1992 **Nationality:** Egyptian

**E-mail:** ahmed.mamdouh.elshafiey@gmail.com

**Phone:** 01008820029

**Address:** Electronics and Communications

Engineering Department,

Cairo University, Giza 12613, Egypt

**Registration Date:** 01/10/2014 **Awarding Date:** / /2016

**Degree:** Master of Science

**Department:** Electronics and Communications

Engineering

**Supervisors:** 

Assoc. Prof. Omar Ahmed Ali Nasr

**Examiners:** 

Assoc. Prof. Omar Ahmed Ali Nasr Prof. Mohamed Fathy Abu El-Yazeed

Prof. Hani Fikry Ragai

Electronics and Communications Dep. Faculty of Eng., Ain Shams Univ.

(Internal examiner) (External examiner)

(Thesis main advisor)

#### **Title of Thesis:**

A Low-Complexity Fast Fourier Transform Architecture

#### **Key Words:**

Fast Fourier Transform (FFT); CORDIC; Multiple Constant Multiplication (MCM); Partial FFT; SQNR

#### **Summary:**

In digital signal processing field, it is often required to transform the signal between time and frequency domains using the Fast Fourier Transform (FFT) algorithm. Therefore FFT blocks is one of the basic building block in digital signal processors. The basic computational units of the high-throughput pipeline FFT architectures are the butterfly block and a rotator block. The butterfly block performs a weighted complex addition and subtraction, while the rotator block performs a rotation in the complex plane by a given rotation angles, i.e., the twiddle factors. Compared to the butterfly operation, the rotator operation is the costly one. In this work we propose a restructure to the conventional FFT rotational angles into a modified HardWare-Friendly FFT (HW-F FFT) angles. The main goal is to enhance either power, area or speed performance while maintaining the Signal to Quantization Noise Ratio (SQNR) requirements.

## Acknowledgments

I would like to take this opportunity to express my deepest gratitude for my continuously-supporting supervisor Dr. Omar Nasr. Additionally, I would like to deeply thank Dr. Hossam Fahmy for his insights, guidance, support and encouragements.

Finally, I would like to thank my friends and colleagues, specially EECE department teaching assistants, for their sincere help with their best of efforts.

## **Dedication**

To my family and beloved fiancé Shereen who have always supported me during this work.

# **Table of Contents**

A	cknow	ledgments		i
De	edicat	ion		iii
Ta	able o	Contents		V
Li	st of '	<b>Tables</b>		vii
Li	st of l	Figures		ix
Li	st of A	Algorithms	,	xiii
Li	st of S	Symbols and Abbreviations		xvi
Li	st of l	Publications	х	vii
Al	bstrac	t		xix
1	Intr	oduction		1
	1.1	History		4
	1.2	Organization of the thesis		4
2	Lite	rature Review		5
	2.1	Algorithmic Level of FFT Proces	ssors	5
		2.1.1 Decimation in Time (DIT	Γ)	6
		2.1.2 Decimation in Frequency	(DIF)	6
	2.2	= :		7
	2.3	FFT Architectures		10
	2.4	Rotators Types		13
		2.4.1 Complex Multiplier Rotat	tors	14
		2.4.2 CORDIC Rotators		16
		2.4.2.1 Conventional C	CORDIC	17
		2.4.2.2 Modified Vector	or Rotation (MVR) CORDIC	19
		2.4.2.3 Extended Elem	nentary Angle Set (EEAS) CORDIC	20
		2.4.2.4 MSR-CORDIC		21

Aı	abic	Abstract	١
Re	eferen	ces	91
7	Con	clusion	89
	6.5	CORDIC Rotators SQNR Dependent Processing	84
			78
		·	75
	6.4		73
	6.3		72
	6.2		71
		•	67
	0.1		63
6	<b>Eva</b> l 6.1		<b>63</b> 63
_			
	5.3		57
		_	56
	3.2	Review on related Bio-Inspired Techniques	
	5.1 5.2		<ul><li>53</li><li>53</li></ul>
5		T. T	<b>53</b>
	4.5	Timing Estimation	51
	4.4		48
	4.3	$\mathcal{E}$ 1 $\mathcal{I}$	48
	4.2	6 1	44
	4.1		43
4	Mul	ti-Stage Optimization Scheme for Radix-2 FFT Rotations	43
	3.4	Complexity Analysis	41
	3.3	Proposed Global Optimization Methodology	37
	3.2		35
	3.1	System Model	34
3	Glol	oal Optimization for Radix-2	33
		2.5.2 Hardware-Friendly Radix- <i>r</i> Butterfly Error Analysis	28
		2.5.1 One-stage Radix-r Optimization System Model	
	2.5	•	25

# **List of Tables**

2.1	Types of CORDIC Algorithm	25
3.1	The size of the problem in naive exhaustive search scheme	42
4.1	Approximate execution time for different optimization schemes with 1024-point FFT size and MVR CORDIC rotator	51
6.1	Two-stage optimization scheme floating-point SQNR performance using different rotator types in comparison with one-stage optimization scheme.	64
6.2	Two-stage optimization scheme SQNR improvements compared to conventional FFT scheme.	65
6.3	Hardware Parameters for Conventional FFT and Two-Stage optimization hardware-friendly FFT employing CORDIC rotators.	67
6.4	Improvements achieved two-stage optimization when compared to conventional FFT in different hardware Architectures.	68
6.5	Three-stage optimization scheme SQNR performance for 16-point FFT employing different CORDIC types	72
6.6	SQNR performance of radix-2 64-point FFT schemes employing MVR CORDIC for different optimization techniques.	73
6.7	Synthesis results for 16-point parallel pipeline FFT architecture employing MVR CORDIC rotators.	75
6.8	Synthesis results for 16-point parallel pipeline FFT architecture employing EEAS CORDIC rotators.	76
6.9	Synthesis results for 16-point parallel pipeline FFT architecture employing MSR CORDIC rotators.	77
6.10	_	77
6.11	Synthesis results for 16-point parallel pipeline FFT architecture employing different rotators.	78
6.12	Synthesis results for 1024-point R2SDF FFT architecture employing MVR	
6.13	CORDIC rotators	79
	CORDIC rotators	79