

# Ain Shams University Faculty of Engineering Computer and Systems Engineering Department

## On the Hardware Architecture for Satisfiability Problems

A Thesis

Submitted in partial fulfillment for the requirements of the degree of Doctor of Philosophy in Electrical Engineering

Submitted by:

#### Mona Mohamed Hassan Safar

M.Sc. of Electrical Engineering (Computer and Systems Department)
Ain Shams University, 2007.

Supervised by:

Prof. Dr. Ashraf Salem
Dr. Mohamed Watheq El-Kharashi
Dr. Mohamed Shalan

**Cairo 2011** 

#### Abstract

The Boolean Satisfiability problem (SAT) is a central problem in artificial intelligence, mathematical logic, and computing theory with wide range of practical applications in Electronic Design Automation. Several approaches have been proposed to accelerate the NP-complete SAT using reconfigurable computing. Much of the performance improvement achieved by state-of-the-art software SAT solvers is related to the implementation of conflict analysis, which enables the solver to perform non-chronological backtracking and conflict driven learning. Such advanced techniques have been ignored by the majority of hardware SAT solvers or are executed on some coupled software running on an attached host processor.

In this thesis, we propose a new conflict directed search algorithm, best suited for a reconfigurable hardware implementation. The algorithm performs conflict analysis and hence nonchronological backtracking. The algorithm enables learning without explicit new clauses addition avoiding consumption of new hardware resources.

We present a pipelined SAT solver in which the execution of the proposed algorithm is divided into five stages with all stages executed in hardware without any communication with a host processor. The pipelined architecture provides significant speedup while retaining the same clock frequency of an equivalent non-pipelined implementation. Performance is improved by increasing the throughput of assigning SAT variables while evaluating and checking the validity of the formula with each new variable assignment. All possible data and control hazards are handled.

For different SAT problem instances, SAT instance's specific data is stored only in memory modules. A memory module stores the instance's clauses and another memory module stores the effect of the assignment of each of the instance's variables on the clauses. No instance-specific circuit is employed. Mapping different SAT problem instances into the proposed reconfigurable SAT solver requires only reloading those memory modules eliminating compilation, synthesis, and place-and-route overhead. This enables achieving real speedup compared to current state-of-the-art software SAT solvers.

Finally, we presented a new approach for certifying the solver's output. Based on the latest explored search space and the last encountered conflict clauses, the solver produces a refutation proof assuring that no non-redundant search space has been erroneously pruned

and that no hardware malfunction has occurred.

We compared our SAT solver with other hardware SAT solvers through instances from DIMACS benchmarks suite. The simplicity of our architecture enables achieving higher clock rates and fewer resources utilization.

#### Acknowledgements

I was honored to have Prof. Dr. Rolf Drechsler on the examination committee of my doctoral dissertation. I am immensely grateful for his consideration. I was thrilled with his kind announcement awarding me the doctorate degree.

I am cordially grateful to Prof. Dr. Ayman Wahba for his interest in my work and being a member of the examination committee.

My sincerest gratitude and appreciation goes to Prof. Dr. Ashraf Salem for his kind supervision, endless patience, precise advice, exceptional guidance, sincere encouragement, and insightful thoughts. I have experienced a tremendous personal and professional growth under his supervision.

I am deeply indebted to Dr. Mohamed Watheq El-Kharashi for his constant support, concern, dedication to research, invaluable help, and attention to detail throughout all phases of this work.

I wish to express my gratitude to my supervisor Dr. Mohamed Shalan for his kind help, insight, fruitful discussions, and constructive criticism.

I address my great thanks to my mother for her tireless sacrifice, trust, love, and cheerful encouragement. I am in no way capable of appropriately thanking my father for his unconditional love, care, and non-fading support. Heartfelt thanks goes to my brother and my sister for their love and support. Finally, words are not enough to express the thanks and gratitude I owe to my husband for his continuous encouragement and support.

Mona Mohamed Hassan Safar Computer and Systems Engineering Department Faculty of Engineering, Ain Shams University Cairo, 2011

#### Statement

This thesis is submitted to Ain Shams University for the degree of Doctor of Philosophy in Electrical Engineering (Computer and Systems).

The work included in this thesis was carried out by the author at Computer and Systems Engineering Department, Ain Shams University.

No part of this thesis has been submitted for a degree or qualification at any other university or institute.

Mona Mohamed Hassan Safar Computer and Systems Engineering Department Faculty of Engineering Ain Shams University Cairo, Egypt 2011

## Contents

| Li       | st of                  | Tables                          |
|----------|------------------------|---------------------------------|
| Li       | st of                  | Figures                         |
| Li       | $\operatorname{st}$ of | Abbreviations xvi               |
| 1        | Intr                   | oduction                        |
|          | 1.1                    | Motivation                      |
|          | 1.2                    | Problem Statement               |
|          | 1.3                    | Thesis Contributions            |
|          | 1.4                    | Thesis Organization             |
| <b>2</b> | Boo                    | lean Satisfiability             |
|          | 2.1                    | Basic Definitions               |
|          | 2.2                    | Applications of SAT in EDA      |
|          | 2.3                    | Solving SAT                     |
|          |                        | 2.3.1 Incomplete Algorithms     |
|          |                        | 2.3.2 Complete Algorithms       |
|          | 2.4                    | DPLL-based Search Algorithm     |
|          | 2.5                    | Components of a DPLL SAT Solver |
|          |                        | 2.5.1 Decision                  |
|          |                        | 2.5.2 Deduction                 |
|          |                        | 2.5.3 Conflict Analysis         |
|          |                        | 2.5.4 Learning                  |

|   | 2.6 | 2.6 Solver's Output Certification |   |    |
|---|-----|-----------------------------------|---|----|
|   |     | 2.6.1                             | Resolution Graph Proof                                    | 18 |
|   |     | 2.6.2                             | Conflict Clause Proof                                     | 18 |
|   |     | 2.6.3                             | Reverse Unit Propagation (RUP) Proof                      | 19 |
|   |     | 2.6.4                             | Unsatisfiable Core Extraction                             | 19 |
| 3 | Har | dware                             | SAT Solvers   | 21 |
|   | 3.1 | Recon                             | figurable Computing                                       | 21 |
|   | 3.2 | Mappi                             | ing a Given SAT Problem Instance to Hardware              | 22 |
|   |     | 3.2.1                             | Instance-specific Approach                                | 22 |
|   |     | 3.2.2                             | Application-specific Approach                             | 23 |
|   | 3.3 | Princi                            | pal Characteristics of Hardware SAT Solvers               | 24 |
|   |     | 3.3.1                             | Algorithmic and Execution Issues                          | 24 |
|   |     | 3.3.2                             | Input SAT Formula Format                                  | 25 |
|   |     | 3.3.3                             | Logic Capacity  | 26 |
|   |     | 3.3.4                             | Solver's Output and its Verifiability                     | 28 |
|   |     | 3.3.5                             | Performance   | 28 |
|   | 3.4 | Hardw                             | vare SAT Solvers Performing Conflict Analysis in Hardware | 29 |
|   |     | 3.4.1                             | Zhong et al.'s  | 29 |
|   |     | 3.4.2                             | Safar et al.'s  | 32 |
|   |     | 3.4.3                             | Gulati et al.'s   | 32 |
|   |     | 3.4.4                             | Hiramoto et al.'s   | 33 |
| 4 | Con | ıflict D                          | Directed Jumping Search Algorithm                         | 35 |
|   | 4.1 | An Ov                             | verview   | 35 |
|   | 4.2 | Confli                            | ct Directed Jumping Search Approach                       | 37 |
|   |     | 4.2.1                             | Example   | 41 |
|   | 4.3 |                                   | al to Hardware Implementation                             | 43 |
|   | 4.4 | Conclu                            | uding Remarks   | 44 |
| 5 | Har | dware                             | Pipelined SAT Architecture                                | 45 |
|   | 5.1 |                                   | ned SAT Architecture                                      | 45 |
|   |     |                                   |   |    |

|   |     | 5.1.1   | Variable Decision (VD)  | 46         |
|---|-----|---------|---|------------|
|   |     | 5.1.2   | Variable Fetch (VF)   | 49         |
|   |     | 5.1.3   | Clause Evaluation (CE)  | 52         |
|   |     | 5.1.4   | Conflict Detection (CD)   | 55         |
|   |     | 5.1.5   | Conflict Analysis (CA)  | 55         |
|   | 5.2 | Pipelii | ned SAT Hazards Resolution  | 55         |
|   |     | 5.2.1   | Case 1: Conflict Occurrence                                       | 56         |
|   |     | 5.2.2   | Case 2: Out-of-order Conflict Handling                            | 56         |
|   |     | 5.2.3   | Case 3: No More Free Variables                                    | 57         |
|   | 5.3 | Mappi   | ing Different SAT Instances onto our Solver                       | 58         |
|   |     | 5.3.1   | FPGA-based SAT Solver Configuration Generator                     | 58         |
|   | 5.4 | Exper   | imental Results   | 59         |
|   |     | 5.4.1   | Comparison with Zhong et al.'s                                    | 60         |
|   |     | 5.4.2   | Comparison with Gulati et al.'s                                   | 61         |
|   |     | 5.4.3   | Comparison with Software SAT Solver                               | 62         |
|   | 5.5 | Conclu  | uding Remarks   | 64         |
| 6 | SAT | Γ Solve | er Output Certification   | <b>7</b> 5 |
|   | 6.1 | Latest  | Encountered Conflict Clauses based Approach                       | 76         |
|   |     | 6.1.1   | Satisfiability Certification                                      | 76         |
|   |     | 6.1.2   | Unsatisfiability Certification                                    | 78         |
|   | 6.2 | A Ref   | utation Proof via Unsatisfiable SAT Instance Reformulation        | 81         |
|   | 6.3 | Unsati  | isfiable Constraints Extraction                                   | 84         |
|   | 6.4 | Conclu  | uding Remarks   | 86         |
| 7 | Con | clusio  | n and Future Work   | 89         |
|   | 7.1 | Summ    | ary   | 89         |
|   | 7.2 | Contri  | butions   | 90         |
|   |     | 7.2.1   | A New Conflict Directed Search Algorithm Best Suited for Hardware | 90         |
|   |     | 7.2.2   | A Pipelined Hardware SAT Solver Architecture                      | 90         |
|   |     | 7.2.3   | A Reconfigurable Approach for Solving Different SAT Instances     | 91         |
|   |     | 7.2.4   | Solver's Output Certification (Have your cake and eat it too)     | 91         |

|              | 7.3   | Future Work                                      | 91  |
|--------------|-------|--|-----|
| $\mathbf{A}$ | Ext   | racting a CNF Formula of a Combinational Circuit | 93  |
|              | A.1   | Extracting the CNF Formula of Basic Logic Gates  | 93  |
|              | A.2   | Extracting SAT-based ATPG CNF Formula            | 95  |
| В            | CN    | F Input Format for SAT Problem Instances         | 99  |
|              | B.1   | Preamble   | 99  |
|              | B.2   | Clauses  | 100 |
| Re           | efere | nces   | 102 |

## List of Tables

| 5.1 | Two-bit variable encoding                                | 8 |
|-----|--|---|
| 5.2 | VEOC memory module encoding                              | 0 |
| 5.3 | Clause evaluation shift operations                       | 3 |
| 5.4 | FPGA BRAM utilization for architectural memory modules 6 | 0 |
| 5.5 | Comparison with Zhong et al                              | 1 |
| 5.6 | Gulati et al.'s solver runtime in seconds                | 2 |
| 5.7 | Comparison with Gulati et al                             | 3 |
| 5.8 | Comparison with SATZILLA2009_C                           | 4 |
| A.1 | CNF formulas for the basic gates                         | 4 |
| A 2 | SAT-based ATPG Example 9                                 | 7 |

## List of Figures

| 2.1  | A DPLL-based backtrack search algorithm                                       | 11 |
|------|---|----|
| 2.2  | Example on implication graph  | 14 |
| 3.1  | Zhong et al. non-chronological backtracking procedure                         | 30 |
| 4.1  | Forward jump.   | 37 |
| 4.2  | Conflict directed backjumping versus the proposed conflict directed jumping.  | 38 |
| 4.3  | Proposed CDJ-based solver search algorithm                                    | 39 |
| 4.4  | Conflict directed jumping procedure   | 41 |
| 4.5  | Example on conflict directed jumping  | 42 |
| 5.1  | Overall pipelined SAT solver architecture                                     | 46 |
| 5.2  | Hardware architecture of the variable decision stage                          | 47 |
| 5.3  | Circuit to check persistence of addressed variable's jump set                 | 51 |
| 5.4  | Shift register-based clause evaluator   | 52 |
| 5.5  | Example on clause evaluation  | 66 |
| 5.6  | Pipelined SAT solver flow in case no conflict arises                          | 67 |
| 5.7  | Decision versus search tree   | 68 |
| 5.8  | Pipelined SAT solver flow in case conflict arises                             | 69 |
| 5.9  | Decision tree when conflict arises  | 70 |
| 5.10 | Search tree when conflict reoccurs lately after the last variable assignment. | 71 |
| 5.11 | SAT solver configuration generator overall flow                               | 72 |
| 5.12 | Comparing solver's hardware cost in LUTs                                      | 73 |
| 6.1  | Resolution graph deriving clause $(x1 + x2)$                                  | 78 |

| 6.2 | Resolution graph deriving clause $(x1)$                             | 80  |
|-----|---|-----|
| 6.3 | Resolution graph deriving the empty clause                          | 81  |
| 6.4 | Proposed hardware solver's output proof verification                | 83  |
| 6.5 | SAT-based ATPG: Untestable fault example                            | 85  |
| A.1 | A combinational circuit for illustrating SAT CNF formula extraction | 95  |
| B.1 | A possible CNF SAT problem instance's input file.                   | 101 |

### List of Abbreviations

ALU Arithmetic and Logic Unit

ASIC Application-Specific Integrated Circuit

ASIP Application-Specific Instruction set Processor

ATPG Automatic Test Pattern Generation
BCP Boolean Constraint Propagation
BRAM Block Random Access Memory

CA Conflict Analysis

CAD Computer-Aided Design

CD Conflict Detection

CDB Conflict Directed Backjumping
CDCL Conflict Driven Clause Learning

CDJ Conflict Directed Jumping

CE Clause Evaluation

CEC Combinational Equivalence Checking

CJS Conflict Jump Set

CLB Configurable Logic Block
CNF Conjunctive Normal Form

CSP Constraint Satisfaction Problem

DAG Directed Acyclic Graph

DIMACS Center for Discrete Mathematics and Theoretical Computer

Science

DP Davis and Putnam

DPLL Davis, Putnam, Logemann, and Loveland

DV Decision Variable

DDV Dummy Decision Variable
EDA Electronic Design Automation
FPGA Field-Programmable Gate Array

FSM Finite State Machine

FV Free Variable

GPU Graphic Processing Unit

GRASP Generic seaRch Algorithm for the Satisfiability Problem

HDL Hardware Description Language

I/O Input/Output JS Jump Set

JV Jump Variable
LUT Look-Up Table
MUX Multiplexer

NFV Next Free Variable
PE Priority Encoder

PCI Peripheral Component Interconnect

PLD Programmable Logic Device

PODEM Path-Oriented DEcision Making

PoS Product-of-Sums

RAM Random Access Memory
RUP Reverse Unit Propagation
SAT Boolean Satisfiability

VD Variable Decision

VEOC Variable Effect On Clause

VF Variable Fetch

VHDL VHSIC Hardware Description Language

VHSIC Very High Speed Integrated Circuit