

# Ain Shams University Faculty of Engineering Electronics and Communications Department

# High Performance Analog to Digital Converters

#### A Thesis

Submitted in partial fulfillment for the requirements of Master of Science degree in Electrical Engineering

Submitted by:

#### Michael Sherif Sobhy Nagib

B.Sc. of Electrical Engineering (Electronics and Communications Department)
Ain Shams University, 2006.

Supervised by: Prof. Dr. Hisham Haddara Dr. Ayman El-Sayed

Cairo 2014

## Curriculum Vitae

Name: Michael Sherif Sobhy Nagib

**Date of Birth:** 12/9/1984

Place of Birth: Cairo, Egypt

First University Degree: B.Sc. in Electrical Engineering

Name of University: Ain Shams University

Date of Degree: June 2006

#### Statement

This dissertation is submitted to Ain Shams University for the degree of Master of Science in Electrical Engineering (Electronics and Communications Engineering).

The work included in this thesis was carried out by the author at the Electronics and Communications Engineering Department, Faculty of Engineering, Ain Shams University, Cairo, Egypt. No part of this thesis was submitted for a degree or a qualification at any other university or institution.

Name: Michael Sherif Sobhy Nagib

**Date:** 12/1/2014

#### Abstract

Michael Sherif Sobhy Nagib, "High Performance Analog to Digital Converters", Master of Science dissertation, Ain Shams University, 2014.

The hand-held/portable consumer electronics market has witnessed a huge growth through the last decade, fueled by the continuous innovation and improvement in the performance and applications of a variety of devices such as smart-phones, tablets, portable gaming-consoles and digital cameras.

One of the main common components in all those devices is the Analog-to-Digital converter found on almost every Integrated-Circuit within the device. The ADC is a crucial element that by large considered the bottleneck of the overall performance and power consumption of systems and devices, therefore creating a continuous demand for new ways to enhance the ADC performance and power consumption in order to open the door for new applications and features.

The Successive-Approximation (SAR) ADC architecture has started to gain vast interest in low-power applications, especially in new deep-submicron technology nodes. Although commonly known to be a challenging task to simultaneously push the resolution and speed of the SAR architecture mainly due to the sequential nature of the successive-approximation algorithm, yet a number of recent publications are overcoming this limitation by exploring several techniques to push the performance of the SAR ADCs beyond common-limits to fit within the consumer electronics applications such as broadband wireless communication (LTE,WiMAX,802.11a/b/g) and digital TV (DVB,DMB,ISDB) applications among many other applications that require medium resolution (10-12 bits) and medium speed (tens of MSPS) at the minimum possible power consumption for a longer battery life.

The work presented in this thesis is an attempt to study the different aspects of designing a successive-approximation (SAR) analog-to-digital converter

for hand-held consumer electronics applications with special emphasis on enhancing the power efficiency. The main target specifications is a 12-bit resolution at a sampling speed of 20-40MSPS. The main work flow included three phases, presented in chapters three, four and five of this thesis.

Chapter three starts by the system-level design and analysis where different architectural design aspects are explored and studied with the main aim of reducing the SAR ADC power consumption. The actual top-down implementation of the converter is covered in chapter four and finally a redundancy-based technique to further enhance the power/speed efficiency of the ADC is studied and implemented through the introduction of a novel feedback-DAC architecture in order to reduce the digital processing overhead associated with the redundancy technique as presented in chapter five.

In order to understand , assess and optimize the different trade-offs in the design of SAR converters , mixed-signal VHDL-AMS behavioral models were developed for all the main building blocks at different levels of abstraction. The behavioral models were used heavily in studying and justifying top-level architectural trade-offs as well as verifying the performance of the different building blocks within the complete system.

The ADC was implemented in  $0.13\mu m/1.2V$  technology with a reference buffer driving strength that can be easily programmed through variable current to be used to trade-off between the converter speed and power consumption.

Key words: ADC, successive-approximation, low-power, broadband wireless communication, LTE, WiMAX, 802.11a/b/g, digital TV, DVB, DMB, ISDB, redundancy, novel feedback-DAC architecture, variable strength reference buffer.

## Acknowledgments

The success of this work required the help of various individuals, without them I might not have been able to complete this work.

Foremost, I would like to express my deepest gratitude to my supervisors, Prof. Dr. Hisham Haddara and Dr. Ayman El-Sayed. Their guidance and support were key motivations throughout my research work.

Special thanks to Dr. Ayman El-Sayed for guiding me to the interesting and fruitful field of the SAR ADCs from the early beginning of my research and for always being there when I needed guidance and support along all the phases of this work.

I wish to thank everybody at Si-Ware Systems for their continuous support and encouragement. I am especially grateful to those with whom I have worked closely, namely; Dr. Amr Hafez, Ayman Ahmed, Ahmed Helmy, Ahmad Othman, Ahmed Safwat, Botros George and Amr Essam. I've learned a lot from them on all aspects.

I would like to specially thank Dr. Ayman El-Sayed, Ahmad Othman and Sarah Louis for their invaluable feedback as well as constructive comments on earlier versions of this thesis.

Special thanks go to my family, my parents, my sister and my little nephew for their unwavering support and enthusiasm over the years, even before starting this work. I am also grateful for their understanding and tolerance over the long and tough days of finishing this work.

Above all, I thank God for giving me the enthusiasm, guidance, determination and strength to start and complete this work.

Michael Nagib Cairo, Egypt 2014

## Thesis Summary

The work presented in this thesis is an attempt to study the different aspects of successive-approximation (SAR) analog-to-digital converters design and optimization with the main focus on enhancing the speed/power efficiency.

The thesis is divided into six chapters as listed below:

Chapter 1: Introductory chapter highlighting the motivation behind this work and a brief description of the thesis outline and organization.

Chapter 2 : An introduction to the basics of Analog-to-Digital conversion in terms of terminology , specifications , figure-of-merits and challenges in the design of Analog-to-Digital converters as well as an overview of the different ADC architectures.

Chapter 3: Focus on top-level system design and analysis of the SAR ADC by first providing an overview of the main building blocks followed by analysis of architectural level definition, design and trade-offs. The chapter concludes by budgeting noise and time on the different building blocks.

Chapter 4: Presents the actual implementation of the converter starting from the top-level hierarchy definition and Analog/Digital segmentation down to the transistor-level implementation of each of the converter building blocks.

Chapter 5: Focus on techniques that can be applied to the SAR converter in order to enhance its speed/power efficiency by first assessing the gain from those techniques and then implementing those techniques and comparing the results to that achieved with the conventional SAR architecture.

Chapter 6 : Conclusion and summary of the findings of this work as well as suggestions and proposal for future work.

# Contents

1	Inti	roducti	on	1
	1.1	Motiva	ation	2
	1.2	Thesis	Objective	3
	1.3	Thesis	Organization	4
<b>2</b>	Ana	alog-to-	-Digital Converters Overview	6
	2.1	Introd	uction to ADCs	6
	2.2	ADCs	Performance Metrics	7
		2.2.1	Static Performance Metrics	7
		2.2.2	Dynamic Performance Metrics	13
		2.2.3	ADC Periphery Specifications	16
		2.2.4	Figure-of-Merit	18
	2.3	Analog	g-to-Digital Converters Architectures	19
		2.3.1	Flash ADCs	20
		2.3.2	Pipelined ADCs	21
		2.3.3	Successive Approximation ADCs	22
		2.3.4	Delta-Sigma ADCs	23
3	$\mathbf{Sys}$	tem-Le	evel Design and Analysis	24
	3.1	Basic S	System Design	24
		3.1.1	Timing sequence	25
		3.1.2	Feedback-DAC architecture	30

CONTENTS	ix

		3.1.3	Digital logic	1
	3.2	Source	es of Errors in SAR ADC	5
		3.2.1	Static errors	7
		3.2.2	Stochastic errors (Noise)	7
		3.2.3	Dynamic errors	2
	3.3	Error	and time budgets	3
		3.3.1	Error budget	3
		3.3.2	Timing budget	1
	3.4	Summ	ary	3
4	Con	verter	Implementation 79	)
	4.1	Top-le	evel design implementation	)
	4.2	Transi	stor-level implementation 84	1
		4.2.1	Process characterization 84	1
		4.2.2	Feedback DAC	5
		4.2.3	Comparator	)
		4.2.4	Input sampling switch	)
	4.3	All scl	nematics simulations	2
		4.3.1	Worst-case DNL error	3
		4.3.2	Overall SNDR (ENOB)	3
		4.3.3	Power consumption	5
	4.4	Summ	ary	3
5	Pow	m ver/Sp	eed Enhancement 159	)
	5.1	Smart	-timing	)
	5.2	Redun	idancy	1
		5.2.1	Basic concept of Redundancy	1
		5.2.2	Addition-only Digital Error Correction 164	1
		5.2.3	ADEC Redundancy Implementation 165	5
	5.3	Comp	arison between different techniques	3

CONTENTS	X
----------	---

		5.3.1	Behavioral simulations	. 173
		5.3.2	Transistor-level simulations	. 176
	5.4	Summ	ary	. 179
		5.4.1	Plaiarison with recent Publications	. 180
6	Con	clusio	n and Future Work	185
	6.1	Summ	ary and Conclusion	. 185
	6.2	Future	e Work & Enhancements	. 188
$\mathbf{A}$	Mat	tlab Co	ode	190
	A.1	SAR A	ADC function	. 190
	A.2	Capac	itor array generator	. 191
	A.3	SAR A	ADC INL & DNL errors due capacitor mismatch	. 191
В	VH	DL-AN	MS Models	196
	B.1	Self-tin	med SAR digital feedback logic	. 196
	B.2	DAC v	word splitter	. 200
	В.3	Compa	arator	. 202
	B.4	Feedba	ack-DAC	. 204
Bi	bliog	graphy		208

# List of Figures

1.1	ADCs Architectures versus Resolution and Sampling-speed [Azeredo-Leme 13]	2
2.1	Analog-to-Digital Converter Symbol [Pearson 11]	7
2.2	ADC Gain Error [Gray 06]	8
2.3	ADC Gain Error Definition [Gray 06]	9
2.4	4-bit ADC Gain and Offset Errors	9
2.5	DNL Error [Gray 06]	10
2.6	Missing/Wide Codes and Monotonicity [Kester 09]	11
2.7	SQNR degradation due to DNL error	12
2.8	INL Error [Gray 06]	12
2.9	INL Error - Curve-fitting [Gray 06]	13
2.10	Power-Spectral Density [Gray 06]	14
2.11	Harmonic Distortion [Gray 06]	15
2.12	ENOB vs Actual no. of bits[Walden 99]	17
2.13	$\label{eq:continuous_section} \mbox{Jitter/Aperture Noise [Maxim 09]} \ \dots \ $	18
2.14	Best-reported FOM1	19
2.15	Flash-ADC Concept (2-Bit Example) [Wikipedia]	20
2.16	Pipelined ADC Concept [Khorramabadi 10]	21
2.17	4-bit SAR ADC example	22
2.18	First-Order Single-Bit $\Delta\Sigma$ Modulator	23
3.1	Block diagram of a generic SAR ADC [Wikipedia 12]	25

LIST O	F FIGURES	xii
3.2	Flow chart of SAR ADC algorithm	26
3.3	SAR ADC single timing diagram	27
3.4	Conventional SAR timing scheme	28
3.5	Timing scheme of the self-timed SAR ADC	29
3.6	Comparator RDY signal	30
3.7	Switching energy versus output code [Ginsburg 05]	31
3.8	Charge-redistribution DAC in SAR ADC [Liu 10a]	33
3.10	Monotonic (straight-forward) switching energy versus other techniques [Liu 10a]	35
3.9	Monotonic vs. Conventional switching procedure (3-bit example) [Liu 10a]	36
3.11	DAC common-mode voltage[Liu 10a]	38
3.12	Triple-reference monotonic switching (4-bit DAC example) $$	39
3.13	Triple-reference monotonic switching procedure (4-bit example) $$	40
3.14	Self-timing SAR ADC digital logic	43
3.15	Self-timed SAR ADC digital flow-chart	44
3.16	4-bit SAR Algorithm	46
3.17	Sources of error in SAR ADC	47
3.18	Binary-weighted vs. Unit-element	49
3.19	Transfer characteristics of N bits DAC $\ \ldots \ \ldots \ \ldots \ \ldots$	50
3.20	DNL and INL errors of 200 runs for a 10-bit SAR ADCs with $\sigma_{\epsilon}=0.5\%$ (Binary-Weighted DAC)	51
3.21	DNL and INL errors of 100 runs for a 10-bit SAR ADCs with $\sigma_{\epsilon}=10\%$ (Unit-Element DAC)	52
3.22	Effect of varying DAC gain error [Gupta 12]	56
3.23	Effect of comparator offset on ADC transfer characteristics $$ . $$ .	56
3.24	Sampled-noise model	57
3.25	Thermal noise aliasing	58
3.26	Flicker noise aliasing	59
3.27	Flicker noise around $f_s$ (and multiples)	60
3.28	Flicker noise aliased at base-band	60

LIST OF FIGURES xiii

3.29	Simulated vs calculated output noise (ENBW=1.57GHz) $$	61
3.30	Equivalent sampling circuit of charge-redistribution SAR ADC	63
3.31	Single-ended DAC representation	64
3.32	Switches integrated noise at DAC output	65
3.33	Single-ended DAC representation (with parasitics)	66
3.34	Switches integrated noise at DAC output (including switch parasitic capacitance assuming 2fF unit switch parasitic capacitor)	68
3.35	Reference buffer noise	69
	Reference buffer output noise versus load-capacitance	70
	Basic architecture of the comparator	71
	Noise contributors	75
	Timing budget	77
4.1	SAR ADC Top-Level Symbol	
4.2	SAR ADC Top-Level Schematic	80
4.3	Analog Top-Level Schematic	81
4.4	Digital Top-Level Schematic	82
4.5	ADC transfer characteristics	83
4.6	FFT of digital output ( $fs = 20MSPS$ , # of FFT points $=2^{12}$ )	83
4.7	DAC differential outputs	85
4.8	MOS Transistor $f_T$ Test-Bench	86
4.9	Simulated $f_T$ for an NMOS transistor with L=0.13 $\mu m$	87
4.10	Simulated $f_T$ for an NMOS transistor with L=1.3 $\mu m$	88
4.11	Simulated $f_T$ of NMOS transistor versus L (for W/L=10)	89
4.12	$f_T$ versus $\frac{g_m}{I_d}$ (for a minimum channel-length $(0.13\mu m)$ NMOS transistor)	90
4.13	$g_m$ versus $\frac{W}{L}$ (for a minimum channel-length $(0.13\mu m)$ NMOS transistor)	90
4.14	$C_{gs}$ versus $\frac{W}{L}$ (for a minimum channel-length (0.13 $\mu m$ ) NMOS transistor)	91

4.15	NMOS parasitic capacitance model versus equation (L=0.13 $\mu m$ & $I_d=150\mu A$ )
4.16	$f_T$ versus $\frac{g_m}{I_d}$ (for different channel-lengths of NMOS transistor at $I_d=150\mu A)$
4.17	NMOS transistor Intrinsic Gain $(g_m r_{ds})$ versus $\frac{g_m}{I_d}$ $(I_d = 150 \mu A)$ 93
4.18	NMOS $g_m$ versus $\frac{W}{L}$ at different channel-length and $I_d=150\mu A$ 94
4.19	NMOS $C_{gs}$ versus $\frac{W}{L}$ at different channel-length 94
4.20	DAC settling example
4.21	DAC initial error versus $R_{up}/R_{un}$ for $R_{ucm}=2k\Omega$ 99
4.22	DAC output settling (MSB capacitor switching) for different $R_{up}/R_{un}$ values
4.23	DAC Time-constant spec at different conversion decisions $102$
4.24	PMOS On-Resistance @ 0.6V and 0.8V
4.25	NMOS parallel to PMOS On-Resistance @ $0.6\mathrm{V}$ and $0.8\mathrm{V}$ $$ $104$
4.26	$V_{refn}$ switch NMOS device On-Resistance
4.27	$V_{cm}$ switch NMOS device On-Resistance @ 0.4V 105
4.28	Effect of $V_{refp}$ DAC switches on-resistance on DAC settling $(R_{ucm}=2.5\Omega \text{and } R_{un}=2k\Omega)$
4.29	DAC behavior with the actual switch devices
4.30	Vrefp unit switch parasitic capacitance
4.31	Reference buffer load capacitance contributors
4.32	Reference Buffer Schematic
4.33	Reference buffer (transistors sizing)
4.34	Reference buffer GBW (at different bias currents) $\ \ldots \ \ldots \ 112$
4.35	Reference buffer settling error worst case points $\dots \dots 113$
4.36	$\frac{V_{ref}}{2}$ point at different reference buffer currents
4.37	ADC output FFT and SNDR at different reference buffer currents
4.38	Sampling phase simplified model
4.39	Common-mode of the feedback DAC output at different CM buffer GBW

4.40	Common-mode of the feedback DAC output (for an input signal with variable common-mode voltage)
1 11	Common-mode buffer schematic and sizing
	Common-mode buffer open-loop response
	ADC output spectrum for CM buffer with $160\mu A$ current 119
	Basic architecture of the comparator
	Cascaded stages overall bandwidth
	Pre-amplifiers schematic and sizing
	2nd and 3rd Stage Miller-effect cancellation
4.48	Overall transfer function of the 3 stages
4.49	Cascaded amplifiers small-signal model
4.50	Step-response of three cascaded stage ( $\tau/\mathrm{stage}=68\mathrm{ps}$ ) 130
4.51	Bias current source sizing
4.52	Clocked latch schematic
4.53	Latch functionality
4.54	Latch delay at different input signal amplitudes ( $C_l = 100 fF$ on each output terminal)
4.55	Latch delay at different input signal amplitudes $(C_l = 100 fF)$ and $V_{in-cm} = 0.5 - 0.9V)$
4.56	Latch current consumption at different input signal magnitudes 135
4.57	Pre-amplifiers step-response
4.58	Pre-amplifiers step-response at different input step values 136
4.59	Pre-amplifiers overdrive recovery
	Effect of bias-branch current and sizing on over-drive recovery 138
4.61	Pre-amplifiers output noise
	Pre-amplifiers input-referred noise versus input-signal amplitude 141
	Comparator input-referred noise model
	ADC output spectrum
	ADC SNR at different values for comparator input-referred noise144
	Pre-amplifiers input-referred offset
4.00	TTO amplifiers input-referred offset