

AIN SHAMS UNIVERSITY FACULTY OF ENGINEERING

Electronics and Communications Engineering Department

Design of a Clock Multiplier System

A Thesis

Submitted in partial fulfillment of the requirements of the degree of Master of Science in Electrical Engineering

Submitted by

Mohamed Essam Salah El-Din Ahmed

B.Sc. of Electrical Engineering
(Electronics and Communications Engineering)
Ain Shams University, 2004

Supervised By

Prof. Khaled Wagih Sharaf Prof. Hisham Sayed Ramadan Haddara

Cairo, 2012

Examiners' Committee

Mohamed Essam Salah El-Din Ahmed

Name:

Thesis:	Design of a Clock Multiplier System	
Degree:	Master of Science in Electrical Engineering	
Title, Name	e and Affiliation	Signature
	ed Mostafa Saad	
Helwan Uni		
Faculty of E	S	
Electronics	and Communications Engineering Dept.	
Prof. Hani	Fikry Ragai	
Ain Shams 1	University,	
Faculty of E	S	•••••
Electronics	and Communications Engineering Dept.	
Prof. Khale	ed Wagih Sharaf	
Ain Shams 1	9	
Faculty of E	•	
Electronics	and Communications Engineering Dept.	
Duof Hicko	m Cayad Damadan Haddaya	
Ain Shams	m Sayed Ramadan Haddara University	
Faculty of E	•	
•	and Communications Engineering Dept.	
	0 0 1	

Date: 1 January 2012

STATEMENT

This dissertation is submitted to Ain Shams University for

the degree of Master of Science in Electrical Engineering

(Electronics and Communications Engineering).

The work included in this thesis was carried out by the

author at the Electronics and Communications Engineering

Department, Faculty of Engineering, Ain Shams University,

Cairo, Egypt.

No part of this thesis was submitted for a degree or a

qualification at any other university or institution.

Name: Mohamed Essam Salah El-Din Ahmed

Signature:

Date: 1/1/2012

Curriculum Vitae

Mohamed Essam Salah El-Din

Name of Researcher

Ahmed

Date of Birth

11/07/1981

Place of Birth

Egypt

First University Degree

B.Sc. in Electrical Engineering

Name of University

Ain Shams University

Date of Degree

June 2004

ABSTRACT

Mohamed Essam Salah El-Din Ahmed, Design of a Clock Multiplier System, Master of Science dissertation, Ain Shams University, 2011.

Clock Multipliers are widely used in all digital systems, there is different architectures used to generate this clock, the need to minimize jitter in this clock is a must, there is techniques to minimize jitter. In this dissertation one of this techniques were used.

This dissertation starts with a survey on different architecture used as a clock multiplier then it concentrates on multiplying DLL architecture, a survey on previously implemented MDLL was made.

Next in this dissertation is the linear model of the multiplying DLL and it was used to extract loop parameters and to predict the total phase noise and in consequence the jitter .Linear model was assuming the loop to work as a PLL or DLL.

Next, the dissertation presents the implementation of a complete time domain model of the MDLL and from this model, different block requirements were extracted .The linear model was implemented using VerilogA language .

Next, the circuit implementation was made for all blocks in the MDLL, each block was designed and simulated and verified in the system, and at the end a verification of the whole system was made in the MDLL mode and PLL mode. All circuit implementation was done using 0.13um technology node. Simulation was done using Spectre.

 $\begin{tabular}{ll} \textbf{Key words:} & \begin{tabular}{ll} Multiplying DLL \ , PLL \ , Clock & Multiplier \ , Realignment \\ VCO, Low & \begin{tabular}{ll} Jitter Clock \ . \end{tabular}$

SUMMARY

This dissertation demonstrates the different issues of implementing a clock multiplier for digital applications. The dissertation is divided into four chapters and appendix organized as follows:

Chapter One: This chapter is introduction to clock multipliers. Survey on the multiplying DLL architecture was introduced.

Chapter Two: In this chapter, a linear model was implemented using Matlab for the multiplying DLL to extract loop parameters and to predict the overall phase noise and jitter.

Chapter Three: In this chapter, a time domain model was implemented using verilogA model, and the specs for each block were extracted from this model.

Chapter Four: In this chapter, circuit implementation of all blocks in the multiplying DLL. All the circuits were designed; analyzed and simulated .At the end of this chapter, verification of the whole system on the circuit level was shown.

Appendix: In this Appendix, the verilogA code was attached

Finally, the thesis ends by extracting conclusions and stating future work that may be done based on this work.

ACKNOWLEDGEMENT

الحمد لله رب العالمين

I would like first to thank my supervisors Prof. Khaled Sharaf and Prof.Hisham Haddara for their guidance, patience and encouragement.

Many thanks go to my colleagues and friends for their support and help during my thesis. Special thanks for Mohamed Samir and Mohamed Saeed.

Last but not least, I would like to thank my parents and my family especially my wife. Their patience, care, and love are what guided me through my whole life.

CONTENTS

LIST OF A	ABBREVIATIONS	XIX
LIST OF S	SYMBOLS	XXI
LIST OF F	FIGURES	XXIII
CHAPTEI	R 1:	27
1.1	INTRODUCTION	27
1.2	MOTIVATION	
1.3	CLOCK MULTIPLIERS ARCHITECTURE	28
1.4	LITERATURE SURVEY	
CHAPTEI	R 2:	39
2.1	Introduction	39
2.2	PLL LINEAR MODEL	40
2.2.1	Phase Detector	41
2.2.2	Charge Pump	41
2.2.3	Loop Filter	42
2.2.4	Voltage Controlled Oscillator	42
2.2.5	Frequency Divider	43
2.3	PLL LOOP PARAMETERS	43
2.3.1	Open Loop Analysis	43
2.3.2	Calculating Loop Filter Components	48
2.4	MULTIPLYING DLL ANALYSIS	49
2.4.1	MDLL Linear Model	49
2.4.2	MDLL Phase Noise Calculation	50
2.5	MATLAB RESULTS	52
2.5.1	Filter Calculations	52
2.5.2	Phase Noise Calculations	54