



A DETERMINISTIC AND ACCURATE DYNAMIC POWER ESTIMATION METHOD FOR CMOS LOGIC CIRCUITS

By

Omnia Sayed Ahmed Fadl

A Thesis Submitted to the Faculty of Engineering at Cairo University in Partial Fulfillment of the Requirements for the Degree of **DOCTOR OF PHILOSOPHY**

in

Electronics and Communications Engineering

A DETERMINISTIC AND ACCURATE DYNAMIC POWER ESTIMATION METHOD FOR CMOS LOGIC CIRCUITS

By Omnia Sayed Ahmed Fadl

A Thesis Submitted to the Faculty of Engineering at Cairo University in Partial Fulfillment of the Requirements for the Degree of

DOCTOR OF PHILOSOPHY

in

Electronics and Communication Engineering

Under the Supervision of

Prof. Dr. Dr.

Mohamed Fathy Abu El-Yazeed El-Barrawy Mohamed Bakr Abdelhalem Osman

Professor Electronics & Communication Dept., Faculty of Engineering, Cairo University. Associate Professor College of Computing & Information Technology, Arab Academy for Science, Technology & Maritime Transport.

A DETERMINISTIC AND ACCURATE DYNAMIC POWER ESTIMATION METHOD FOR CMOS LOGIC CIRCUITS

By Omnia Sayed Ahmed Fadl

A Thesis Submitted to the Faculty of Engineering at Cairo University in Partial Fulfillment of the Requirements for the Degree of

DOCTOR OF PHILOSOPHY

in

Electronics and Communication Engineering

Approved by the Examining Committee
Examining Committee
Prof. Dr. Mohamed Fathy Abu-Elyazeed, Thesis Main Advisor
Prof. Dr. Mohamed Ryad Elghonemy, Internal Examiner
Prof. Dr. Elsayed Mostafa Saad, External Examiner
Electronics department, Helwan University

FACULTY OF ENGINEERING, CAIRO UNIVERSITY GIZA, EGYPT 2017 **Engineer's Name:** Omnia Sayed Ahmed Fadl

Date of Birth: 20/11/1983 **Nationality:** Egyptian

E-mail: elianora83@yahoo.com

Phone: 01069183769

Address: 64 9th street Hadyek el-Maadi Cairo

Registration Date: 1/3/2010 **Awarding Date:** 2017

Degree: Doctor of Philosophy

Department: Electronics and Communications Engineering

Supervisors:

Prof. Dr. Mohamed Fathy Abu-Elyazeed

Dr. Mohamed Bakr Abdelhalim Arab Academy for Science,

Technology and Maritime Transport.

Examiners:

Prof. Dr. Mohamed Fathy Abu-Elyazeed Prof. Dr. Mohamed Ryad Elghonemy

Prof. Dr. El-Sayed Mostafa Saad Electronics department

Helwan university

Title of Thesis:

A deterministic and accurate dynamic power estimation method for CMOS logic circuits

Key Words:

CMOS logic circuits; Logic pictures; Power estimation; Delay models; Switching activity.

Summary:

CMOS Integrated Circuits currently have very small geometrical features which lead to very high transistor density per chip. Consequently, a very important parameter in the design cycle is power consumption. With the proliferation of battery-operated devices, designing a circuit with low power consumption has become a must.

In general, it is essential for a designer to use a CAD tool that can quickly and accurately predict the circuit's power consumption. Existing CAD tools suffer from one main drawback, namely accuracy. This thesis aims at producing a CAD tool whose main advantage is accuracy. The technique used is the Logic Pictures (LPs). A Logic Picture is defined as the set of logic values at all gate outputs in the circuit for a given input vector. A deterministic and accurate method to calculate the nodes' toggle rate of CMOS logic circuit is presented. The nodes' toggle rate can be related directly to the dynamic power consumption of the circuit due to the charging and discharging of the load capacitances. The contributions of the thesis are the study of Logic Pictures in the context of combinational and sequential circuits. The unit-delay model is used first where the tool is applied to several standard/non-standard benchmark combinational circuits. The power consumption produced by the tool is compared to exhaustive simulations as well as Monte Carlo simulations. It is proven that the tool produces accurate results. The tool is then enhanced by using the real-delay model that closely matches the real-world circuits. Again, it was verified that it indeed produces accurate results.

Insert photo here

Acknowledgments

I would to thank all my supervisors for their great support, assistance, guidance and their valuable time. Special thanks to Prof. Dr. Hassanein Amer for his patient and support.

Table of Contents

ACKNOWLEDGMENTS	I
TABLE OF CONTENTS	II
LIST OF TABLES	IV
LIST OF FIGURES	V
NOMENCLATURE	VI
ABSTRACT	VII
CHAPTER 1: INTRODUCTION	1
1.1.Organization of the thesis	2
CHAPTER 2 : LITERATURE REVIEW	4
2.1.INTRODUCTION. 2.2.POWER DISSIPATION IN CMOS CIRCUITS. 2.2.1.Static power dissipation. 2.2.2.Dynamic power dissipation. 2.3.RELATED WORK IN THE FIELD OF POWER ESTIMATION. 2.3.1.Simulation-based power estimation methods. 2.3.2.Non Simulation-based power estimation methods. 2.3.3.Maximum power estimation methods. 2.4.LOGIC PICTURES AND POWER ESTIMATION. CHAPTER 3: TOGGLE RATE ESTIMATION ALGORITHM FOR COMBINATIONAL CIRCUITS. 3.1.INTRODUCTION. 3.2.ALGORITHM FOR UNIT-DELAY MODEL GATES. 3.3.ALGORITHM FOR REAL-DELAY MODEL GATES. 3.4.MINIMUM SWITCHING POWER.	
CHAPTER 4 : POWER ESTIMATION ALGORITHM FOR CMOS SEQUENTIAL CIRCUITS	
4.1.Introduction	31
CHAPTER 5: EXPERIMENTAL RESULTS	42
5.1.INTRODUCTION	

CHAPTER 6: CONCLUSIONS AND SUGGESTION FOR FUTURE WORK	
REFERENCES	67
APPENDIX A: BERKELEY LOGIC INTERCHANGE FORMAT (BLIF)	72
A.1 BLIF FILE EXAMPLE FROM THE THESIS:	73
APPENDIX B: SAMPLE MATLAB CODE	74
B.1 logic picture function.	74

List of Tables

Table 3.1: Truth table and LPs	21
Table 3.2: Circuit LPs at different time instants	23
Table 3.3: All transitions between initial LPs and merged LPs	24
Table 3.4: Truth table and LPs	25
Table 3.5: Circuit LPs at different time instants	27
Table 3.6: All transitions between initial LPs and merged LPs	28
Table 3.7: Nodes transitions for all delays combinations	30
Table 4.1: Truth Table and LPs	34
Table 4.2: Probabilities of Logic Pictures Occurrence	34
Table 4.3: Transition Probabilities between LPs	35
Table 4.4: Circuit LPs at different time instants	36
Table 4.4: Truth Table and LPs	38
Table 4.5: Probabilities of Logic Pictures Occurrence	39
Table 4.6: Transition Probabilities between LPs	39
Table 4.7: Circuit LPs at different time instants	40
Table 5.1: Node Transitions with Different Delay Models	43
Table 5.2: Test Circuits Characteristics	
Table 5.3: Memory saving of the proposed method	48
Table 5.4: Processing Time of the Test Circuits (in seconds)	50
Table 5.5: Test Circuits Properties	52
Table 5.6: Test Circuits Memory Saving Ratio	53
Table 5.7: Processing Time of the Test Circuits (in seconds)	
Table 5.8: Sequential test circuits characteristics	59
Table 5.9: Processing Time of the Test Circuits (in seconds)	
Table 5.10: Processing Time improvement (in seconds)	61
Table 5.11: Test Circuit Saving Memory	63
Table 5.12: Processing Time of the Test Circuits (in seconds)	64
Table 5.13: Processing Time improvement (in seconds)	65

List of Figures

Figure 2.1: CMOS inverter ideal operation [3]	5
Figure 2.2: Parasite diodes modeling in CMOS inverter [3]	6
Figure 2.3: Short circuit current in CMOS circuit	7
Figure 2.4: Charge and discharge currents in CMOS circuit	9
Figure 2.5: Flow of the power estimation method at the gate-level [18]	12
Figure 2.6: Monte Carlo Method block diagram [22]	13
Figure 2.7: The flow diagram of the area estimation technique [24]	15
Figure 3.1: Logic circuit example (1)	21
Figure 3.2: Logic circuit example (2)	25
Figure 3.3: Logic circuit example (3)	29
Figure 4.1: Sequential circuit model	
Figure 4.2: Simple Sequential Logic Circuit (1)	33
Figure 4.3: State diagram (1)	
Figure 4.4: Simple Sequential Logic Circuit (2)	37
Figure 4.5: State diagram (2)	
Figure 5.1: 4-Input Combinational Logic Circuit	42
Figure 5.2: ISCAS-85 C17 block diagram	
Figure 5.3: Block diagram of the 74HC/HCT157 Quad 2-input multiplexer	44
Figure 5.4: Block diagram of the 74HC_HCT85 4-Bit magnitude comparator	
Figure 5.5: Block diagram of the 74HC182 9-bit parity generator/checker	
Figure 5.6: Block diagram of the 74H1824-Bit Look-Ahead Carry Generator	
Figure 5.7: Chart showing the relation between number of LPs and the memory sa	
Figure 5.8: Chart showing the relation between different methods time for unit-del	
example combinational circuits	51
Figure 5.9: Chart showing the relation between the memory saving and the ratio	
between truth table size to LPs count	
Figure 5.10: Chart showing the relation between different methods time for real-de-	-
example combinational circuits	
Figure 5.11: ISCAS-89 S27 block diagram	
Figure 5.12: Block diagram of 4-Bit synchronous counter	
Figure 5.13: Block diagram of 4-Bit decade synchronous counter	
Figure 5.14: Block diagram of synchronous mod-8 counter	
Figure 5.15: Block diagram of synchronous 11011 sequence detector	
Figure 5.16: Chart showing the relation between different methods time for unit-dependent of the control of the	
example sequential circuits	60

Nomenclature

CMOS Complementary Metal-Oxide-Semiconductor

CAD Computer-Aided Design

LP Logic Picture LG Logic Group

VLSI Very-Large-Scale integration ABB Adoptive Body Biasing

IRSIM Incremental MOS Switch Level Simulator

RC Resistor-Capacitor

I Current

i_s Reverse saturation current

 $\begin{array}{ccc} V_{DD} & & Diode\ voltage \\ Q & & Electron's\ charge \\ K & & Boltzmann's\ constant \end{array}$

T Temperature
P Power
T Clark period

T_{clk} Clock period A Toggle rate

X Undetermined logic S Switching activity

N Estimate of the circuit gates count

K Number of logic pictures r, R The logic picture repetition

 $\begin{array}{ccc} Tr & & Transition indicator \\ \Delta & & Propagation delay \\ S & & Number of states \\ T_i & & Time instant i \end{array}$

Abstract

CMOS Integrated Circuits currently have very small geometrical features, which leads to very high transistor density per chip. Consequently, a very important parameter in the design cycle is the circuit power consumption. With the proliferation of battery-operated devices, designing a circuit with low power consumption has become a must. Furthermore, it is well-known that high power consumption has a detrimental effect on system reliability due to overheating.

In general, it is essential for a designer to use a CAD tool that can quickly and accurately predict the circuit's power consumption. Existing CAD tools suffer from one main drawback, namely accuracy. Some of these tools are simulation-based; a subset of the input vectors is used to predict power consumption. This prediction just produces an estimate which is biased to the input vectors chosen. Other tools are non-simulation-based methods and are based on probabilistic approaches which suffer from the uncertainty of the probabilistic approaches.

Besides the computational complexity and the memory space required, these aforementioned tools all produce power consumption estimates, i.e., they are not very accurate. This thesis aims at producing a CAD tool whose main advantage is accuracy. The technique used is the Logic Pictures (LPs). A Logic Picture is defined as the set of logic values at all gate outputs in the circuit for a given input vector. A deterministic and accurate method to calculate the nodes' toggle rate of CMOS logic circuit is presented. The nodes' toggle rate can be related directly to the dynamic power consumption of the circuit due to the charging and discharging of the load capacitances.

The first contribution of the thesis is the study of Logic Pictures in the context of combinational circuits. The unit-delay model is used first where the tool is applied to several standard/non-standard benchmark combinational circuits. The power consumption produced by the tool is compared to exhaustive simulations as well as Monte Carlo simulations. It is proven that the tool produces accurate results. The tool is then enhanced by using the real-delay model that closely matches the real-world circuits. Again, it was verified that it indeed produces accurate results. It was also shown that the tool was much faster than exhaustive simulations. The memory space saving is up to a ratio of 30.1% (saving memory is defined as the ratio between the vectors needed for exhaustive simulations and the vectors used in the proposed method) and the time saving is up to 96% for highly regular circuits compared to the time used in exhaustive simulations. Finally, the tool is used to provide recommendations to the designer in terms of the best gates layout options that produce minimum power consumption.

The second main contribution of the thesis deals with sequential circuits. It is a known fact that switching in sequential circuits is much more complex than in combinational circuits due to the existence of State elements (Flip-Flops) that can be considered as secondary inputs where State feedbacks complicate the analysis drastically. Again, both the unit and real-delay models are used. In order to prove the method's efficiency, it was applied to different standard/non-standard circuits and the results are compared to both exhaustive and Monte Carlo simulations. It is shown that the results were found to be identical to the accurate exhaustive simulations but with much lower processing time and much lower memory space requirements especially for regular circuits. Time saving of up to 97.2% for highly regular circuits is achieved compared to exhaustive simulation time. Further time saving is achieved by using a C++ version of the tool, instead of the MATLAB one. Together with accepting some data truncations errors, this reduced the processing time by at least two orders of magnitude.

Chapter 1: Introduction

With the new trends in portable electronic devices, an extra need arises for cooling devices which matches the higher density of transistors in smaller areas and the problems of extending battery life. Power dissipation has therefore become an important parameter in VLSI circuits design along with area and speed [1, 2]. Technologies that depend on CMOS were originally developed because CMOS power consumption is less than other equivalent devices but relaying on this idea alone is not enough. Power calculations are necessary to determine the maximum operating frequency, sizing of the power supplies and selection of the suitable device [3]. High power consumption can cause major device damages and may lead to runtime errors, which affects the circuit reliability and lifetime. Hence, along with low power design techniques at different level of circuits design, accurate power estimation tools at any design level are highly needed.

For CMOS devices, there are two power consumption sources which are static and dynamic power consumption. Static power consumption happens when the transistor is either ON or OFF state. It is the result of the leakage currents in the device and these leakage components depend mainly on the device geometry, temperature, and doping levels. Static power can be minimized by careful design techniques. Dynamic power consumption happens when the transistor is changing its state of operation from ON to OFF or vice versa. It consists of three components: leakage power, short circuit power and switching power. Leakage and short circuit power are design dependent but the switching power consumption depends on the circuit operation and design structure [4-6].

Switching power is due to charging and discharging of the CMOS circuit node load capacitance during the node transition. It is the dominant source of dynamic power consumption. The nodes toggle rate is a sufficient indication of the circuit switching power consumption [7-12] and this thesis focuses on a deterministic and accurate method to estimate its value.

Many average power estimation methods have been developed over the years; they can mainly be divided into two main categories. First, there are simulation-based methods [13-23] which rely on simulating the circuit with an appropriate set of inputs to obtain the power consumption. The main problems in simulative-based methods are the large memory requirements, time consumption and finding the suitable input vector set needed to exercise the circuit. Second, there are non-simulation based methods [24-35] which depend on probabilistic measures for the inputs and the switching activities to find the power consumption. While being efficient for large circuits with acceptable margins of errors, the power produced is not accurate but only an estimate.

There is a compromise between speed and accuracy when choosing a power estimation method. Existing power estimation methods are either accurate but

impractical for large circuit or fast but with the cost of lower accuracy. Since reliability is a big issue in the design phase there are different proposed methods to estimate maximum power consumption [36-44].

In this thesis, the accuracy problem is solved by simulating the circuit for all possible scenarios in different time instants. To avoid the errors in calculations, unit-delay and real-delay models algorithms are provided for combinational and sequential logic CMOS circuits. To speed the calculation process, the idea of logic pictures of the circuit nodes is used. A Logic Picture (LP) consists of the steady state values of all gates outputs (nodes) for a certain input combination [45-50]. The maximum possible number of LPs for an n-input circuit is 2ⁿ LPs, but experimentally their actual number is much smaller than 2ⁿ.

Finding the dynamic power using exhaustive testing requires 2^{2n} simulation cycles to cover all the circuit transitions, but obtaining LPs for n-input circuits require only 2^n simulation cycles. This means that acquiring the dynamic power using LPs has lower complexity than that of exhaustive testing. Moreover it needs less memory space. Since the LP count is relatively small, LPs were used in calculating the switching activity; the nodes' toggle rate and hence average switching power were obtained. Also as the regularity of the circuit increases, the ratio of the number of logic pictures compared to the size of the truth table entries (2^n) decreases.

For CMOS circuits, LPs are acquired directly from the truth/state table of the circuit. Logic groups that contain the inputs that lead to the LPs are then formed. Inputs from different logic groups other than the logic group that contains the initial LP are applied to the circuit. Unit-delay models and real-delay model were assumed for the circuits' gates and the simulations cover the intermediate LPs that may arise because of the circuit gate delays. The toggle rate of the circuit nodes is calculated from the LPs probabilities through different time instants of circuit operation.

To validate the results of proposed algorithm, it was applied to different selected standard and non standard CMOS logic circuits. The outputs of the proposed method were compared to exhaustive and Monte Carlo simulations outputs in terms of time usage and saving memory. The simulations tools are MATLAB 2013a and Microsoft Visual Studio 2010. The results were found to be identical to the exhaustive simulations output but with much lower complexity and memory space requirements. The memory space saving is up to 30.1% and the time saving is up to 96% for highly regular circuits.

1.1. Organization of the thesis

The remainder of this thesis is organized as follows. Chapter 2 is a detailed survey of previous studies. It contains a review of the sources of power consumption in CMOS digital circuits with a comprehensive explanation. It also details other work done in the field of power estimation and the related work to this thesis. Chapter 3 provides an explanation of the proposed power estimation method for combinational circuits for unit-delay model gates and real-delay model. Chapter 4 introduces the proposed power

estimation method for sequential circuits also for unit-delay model gates and real-delay model. Chapter 5 shows the experimental results compared to exhaustive and Monte Carlo simulations. Finally the Conclusion Section summarizes the thesis work.