

AIN SHAMS UNIVERSITY FACULTY OF ENGINEERING

Computer and Systems Engineering

Assertion-based Verification for Inter-Device Communication in System-on-Chip

A Thesis submitted in partial fulfillment of the requirements of the degree of

Master of Science in Electrical Engineering

(Computer and Systems Engineering)

by

Haytham Shoukry El-Sayed Osman Saafan

Bachelor of Science in Electrical Engineering
(Computer and Systems Engineering)
Faculty of Engineering, Ain Shams University, 2005

Supervised By

Prof. Dr. Ashraf Mohamed Mohamed El-Farghaly Salem Prof. Dr. Mohamed Watheq Ali Kamel El-Kharashi

Cairo - (2017)



Name: Haytham Shoukry El-Sayed Osman Saafan
Thesis: Assertion-based Verification for Inter-Device Communication in System-on-Chip
Degree: Master of Science in Electrical Engineering (Computer and

Systems Engineering)

Examiners Committee

1.	Prof. Dr. Hossam Aly Hassan Fahmy	
	Professor at Electronics and Communications Dept.	
	Faculty of Engineering - Cairo University.	••••••
2.	Prof. Dr. Ayman Mohamed Mohamed Hassan Wahba	
	Professor at Computer and Systems Engineering Dept.	
	Faculty of Engineering - Ain shams University.	•••••
3.	Prof. Dr. Ashraf Mohamed Mohamed El-Farghaly Salem	
	Professor at Computer and Systems Engineering Dept.	
	Faculty of Engineering - Ain shams University.	•••••
4.	Prof. Dr. Mohamed Watheq Ali Kamel El-Kharashi	
	Professor at Computer and Systems Engineering Dept.	
	Faculty of Engineering - Ain shams University.	•••••

Statement

This thesis is submitted as a partial fulfilment of Master of Science in Electrical Engineering, Faculty of Engineering, Ain shams University.

The author carried out the work included in this thesis, and no part of it has been submitted for a degree or a qualification at any other scientific entity.

Haytham Shoukry El-Sayed Osman Saafan

								S	5	i	g	,1	1	a	t	ι	11	r	е	
	•		•		•		•		•	•		•	•	•		•	•	•		

Date: 10 August 2017

Researcher Data

Name : Haytham Shoukry El-Sayed Osman Saafan

Date of birth : 14/01/1984

Place of birth : Saudi Arabia

Last academic degree : Bachelor of Science

Field of specialization : Computer Engineering

University issued the degree : Ain Shams University

Date of issued degree : 2005

Current job : Software Quality Assurance and Test Lead



Abstract

Communication between devices on-chip takes place through bus interfaces and bus interconnect logic. Usually communication involves master and slave devices cross-talking by protocols defining when to send and receive the data and how the data should look like. Communication protocols could be standard or customized according to the chip design firm. Connecting or integrating such masters, slaves and interconnect in the system-on-chip is often an automatic process that involves scripting work, which in turn may involve mistakes. Devices communication may involve controlling or configuring devices and probing their statuses. In that case devices are looked at as memory mapped, and communication takes place so that devices configuration and status registers are read and written through transactions communicated on the device bus interface. The hardware description of the memory mapped devices is often automatically generated from a standard description of the registers, and consequently a percentage of failure rate comes from the nature of automation that may involve mistakes.

This research work is concerned with two aspects of verification related to onchip communication between devices. First, the connectivity between masters and slaves, or masters, slaves and the interconnect network. Second aspect is the memory mapped registers being the ways of configuring and monitoring devices. The thesis document focuses on formal verification of System-on-Chip connectivity and register specification, and proposes new methodologies for extracting or completing the specifications where it is commonly and practically unavailable.

Thesis Summary

Reuse and integration of devices on a single chip are the main characteristics of the process of System-on-Chip design. The design process is mostly automated which makes it easier but more error prone, because it depends on user manually written specification and a lot of scripts and different tools. A part of the functional verification of the System-on-Chip design is concerned with verifying such input specification and its compliance with the System-on-Chip register transfer level code.

In this thesis we focus on verifying the specification of two aspects of Systemon-Chip communication, namely the System-on-Chip interconnect and the memory mapped registers. We use formal assertion based verification because it gives more controllability and observability as compared to the conventional simulation techniques.

We also provide new approaches for inferring missing information in the user entered specification. For register specification we propose a methodology based on formal and System Verilog assertions to extract the hardware signal name corresponding to the logical register in memory mapped registers specification. And for verification engineers interested in doing formal verification for the System-on-Chip connectivity without having the interconnect specification, we propose two methodologies for inferring a comma separated values file describing the System-on-Chip interconnect based on standard System-on-Chip documentation or an incomplete or a previous version of the System-on-Chip register transfer level code.

The thesis is divided into six chapters as listed below:

Chapter 1:

It gives an introduction, background and the motivation behind the research.

Chapter 2:

This chapter discusses in brief what the System-on-Chip design is, and shows the challenges that both a design and a verification engineer encounter.

Chapter 3:

This chapter gives a brief overview about the assertions based verification and specifically explains the System Verilog Assertions language, and focuses on what is needed to cover for the course of this thesis work.

Chapter 4:

This chapter covers in brief the formal verification theories and the different formal algorithms and engines available today.

Chapter 5:

This chapter explains the so-called memory mapped registers found on devices on the System-on-Chip. The chapter shows what it takes to verify the register specification in simulation and in formal, shows that it is more efficient and easier done in formal. In this chapter we propose a new methodology based on using formal and System Verilog assertions to find a usually un-available information in the register specification that is necessary to enable complete verification of the register access policies.

Chapter 6:

This chapter talks about the second aspect of communication on the System-on-Chip which is connectivity between design modules. The chapter covers three areas of connectivity verification namely, System-on-Chip fabric verification in simulation, formal verification of connectivity specification, and the verification of secure paths on the chip. This chapter also introduces two methodologies for extracting connectivity specification where the verification engineer has no such specification, and that makes running formal connectivity verification easier and even possible.

Chapter 7:

Concluding the thesis and showing how to author verification plans for connectivity and register specification. Also in this chapter we discuss the potential future work.

Keywords:

Backdoor access, Bus interface, Connectivity, Formal Verification, Integration, IP Reuse, , IP-XACT, Memory Mapped Registers, System-on-Chip

Acknowledgment

I am so grateful to ALLAH Most Gracious Most Merciful for giving me the time and power to do this research work. I appreciate all the knowledge, the guidance and mentoring my supervisors have given me. Dr Ashraf has been always pushing me to finish my thesis like a father looking for a better future for his son. My gratitude to Dr Watheq starts fourteen years back when he used to be my undergrad professor for the VLSI, I still remember that passionate enthusiastic professor applying the state of the art in education techniques and giving us endless support; he has given me the seed upon which I built all my knowledge in digital design and verification; I owe him my current technical position. My father pushed me in his own way into resuming my postgraduate studies, I wish by now he is proud of me as I make one of his dreams come true. Thanks mom for everything, without your lifetime support I would not have gone that far. From the bottom of my heart I thank Mariam, my life companion; she has borne the fact that she deals with everything all alone by herself only to save my time to do this research. Little thanks go to my little monkeys Solaiman and Younis for not blaming me a lot for not playing with them. Thanks goes to my sister Heba for never complaining for I was never there for her. Cannot forget my work companions, everyone supported me in his own way, Wael and Hemmat.. Nahla, a true sister, ALLAH knows how much I appreciate her support. My language is not rich enough to thank Eman El-Mandouh, my dear sister and friend, who has been supporting me for the past ten years, technically and spiritually.. She always believed in me and never stopped believing in me even in hard times. I can truly tell that by now she is the happiest with my achievement maybe more than I am.. A true life treasure is a caring person with no benefits.

10 August 2017

Table of Contents

List of	Figures	xix
List of	Tables	xxi
List of	Algorithms	xxii
List of A	Abbreviations	xxiii
Chapte	r 1 Introduction	1
1.1	Background	1
1.2	Motivations	1
1.3	Research Objectives	2
1.4	Challenges	3
1.5	Methodology	4
1.6	Thesis Roadmap	4
Chaptei	r 2 System-on-Chip	7
2.1	Introduction	7
2.2	On Chip Communication	9
2.2.	1 Bus based Architectures	10
2.3	Address Decoding and Arbitration	13
2.3.	1 Arbitration Schemes	14
2.4	Modes of Data Transfer over the Bus	15
2.5	Bus Topologies	16
2.6	ARM AMBA3 AHB-Lite	17
2.6.	1 Briefing about the Protocol	17
2.6.	2 Multilayer AHB-Lite	19
2.6.	3 Types of Transfers Supported by AHB-Lite	19
2.7	Networks-on-Chip (NoCs)	21
2.8	Systems Integration Methods	21
2.9	Conclusion	22
Chanter	r 3 Assertion based Verification	23