



**AIN SHAMS UNIVERSITY**  
**FACULTY OF ENGINEERING**  
**Electronics and Communications Engineering Department**

# **Design of Building Blocks for H.264/AVC Video CODEC**

A thesis submitted in partial fulfillment of the requirement of the  
Degree of Master of Science in Electrical Engineering

Submitted by

**Rania Afify Khalil Afify**

B.Sc. of Electrical Engineering

Electronics and Communications Engineering Department,  
Faculty of Engineering, Ain Shams University, 2004

Supervised by

**Prof. Dr. Abd El Halim Zekry**

Electronics and Communications Engineering Department,  
Faculty of Engineering, Ain Shams University

**Dr. Aida Ahmed Fouad El-sabban.**

R&D and Projects Sector Director  
Electronics Factory, AOI

**Cairo – (2014)**



AIN SHAMS UNIVERSITY  
FACULTY OF ENGINEERING  
Electronics and Communications Engineering Department

## EXAMINERS COMMITTEE

Name : Rania Afify Khalil Afify

Thesis : Design of Building Blocks for H.264/AVC Video  
CODEC

Degree : Master of Science in Electrical Engineering

### Title, Name and Affiliation

### Signature

**1. Prof. Mohamed Abd El Monem Abo El Ela**

Electronics and Communications Eng. Dept.

October University for Modern Sciences & Arts (MSA), Cairo, Egypt

.....

**2. Prof. Ismael Mohamed Hafez**

Electronics and Communications Eng. Dept.

Ain Shams University, Cairo, Egypt

.....

**3. Prof. Abd El Halim Zekry**

Electronics and Communications Eng. Dept.

Ain Shams University, Cairo, Egypt

.....

Date: 27 / 2 /2014

## STATEMENT

This thesis is submitted as partial fulfillment of the degree of Master of Science in Electrical Engineering (Electronics and Communications Engineering), Faculty of Engineering, Ain Shams University.

The work included in this thesis was carried out by the author in the department of Electronics and Communications Engineering, Ain Shams University.

No part of this dissertation has been submitted for a degree or a qualification at any other university or institute.

Name : Rania Afify Khalil Afify  
Signature :  
Date : 27/ 2 /2014

## **Researcher Data**

**Name** : Rania Afify Khalil Afify  
**Date of birth** : 20/1/1982  
**Place of birth** : Cairo, Egypt.  
**Academic Degree** : B.Sc. of Electrical Engineering,  
Electronics and Communications  
Engineering Department, Faculty of  
Engineering, Ain Shams University  
**Date of issued degree** : 2004  
**Current job** : R&D Engineer, Electronics Factory, AOI

## **Abstract**

### **Design of Building Blocks for H.264/AVC Video CODEC**

There is no doubt that the process of compressing video files while maintaining the quality and clarity of the image has become a very important issue because of the continuous increase in both of the size and quality of video files. Therefore, it is very important to use the standard systems in this field. These systems are constantly evolving through developing new methods for the processing of the video files to improve the compression efficiency than the previous ones.

H.264/AVC (Advanced Video Coding) is a relatively new industry standard for video compression. It is also known as MPEG-4 Part 10 and is a successor to earlier standards such as MPEG-2 and MPEG-4. It offers the potential for better compression efficiency (i.e. better-quality compressed video) and greater flexibility in compressing, transmitting and storing video. In this research, we will focus on design and implementation of some of the building blocks for this standard on FPGA.

The thesis starts with the study of H.264/AVC Video CODEC as an industry standard for video coding with its main features and applications. Then, the building blocks of the CODEC are studied. The building blocks of “inter prediction” process are selected to be designed and implemented, through which the motion estimation is performed on the non-overlapped Macro Blocks (MBs) forming the current frame to find the best match MBs in the reference frame. The resulting predicted frame is subtracted from the current frame to form the motion compensated residual frame.

Several Algorithms of the motion estimation process are then studied. The building blocks for the motion estimation using Three Step Search (TSS) algorithm and motion compensated residual frame calculation are implemented in “Verilog”. The design includes the segmentation of the QCIF current frame into the 16x16 pixels non-overlapped MBs through a proper addressing of the memory locations of the pixels forming each MB.

The proposed design is implemented in “Verilog”, simulated using “ModelSim SE 6.3a”, synthesized using “Xilinx ISE Design Suite 12.4” and verified using “Excel”, ”MATLAB” and its add-on “SIMULINK”.

The thesis contains five chapters as follows:

- Chapter 1 presents the introduction to the digital video systems, video compression and general idea about CODEC.
- Chapter 2 explains H.264/AVC Video CODEC and its main features. The different building blocks are also explained.
- Chapter 3 focuses on Motion Estimation process and its different Algorithms.
- Chapter 4 has the full details of the design of the building blocks performing the inter prediction process. Both of the simulation results using “ModelSim SE 6.3a” and the synthesis results using “Xilinx ISE Design Suite 12.4” are presented. The simulation results are verified using “Excel”, ”MATLAB” and its add-on “SIMULINK”.
- Chapter 5 includes the conclusions and future work.

Finally, the thesis ends by a list of the references besides Appendix of ”Verilog” code of the developed design as well as Appendix of ”MATLAB” code for the design verification.



## **Acknowledgments**

First of all, I would like to thank Allah for providing me blessings to complete this thesis.

I would like to express my great gratitude to my major supervisor Prof. Dr. Abd El Halim Zekry for his great support, guidance and encouragement. Also, I would like to thank Dr. Aida Ahmed Fouad El sabban for her continuous support and motivation in every step of the way.

Finally, I would like to offer my sincere thanks to my family, friends and all people who helped me to do this work.

# Contents

LIST OF FIGURES.....	III	
LIST OF TABLES.....	VI	
LIST OF ABBREVIATIONS .....	VII	
<b>1. CHAPTER ONE</b>	<b>BACKGROUND .....</b>	<b>1</b>
1.1	DIGITIZATION .....	1
1.2	CHROMA SUBSAMPLING .....	2
1.3	DIGITAL VIDEO FORMATS .....	3
1.4	VIDEO COMPRESSION .....	4
1.5	VIDEO CODEC.....	4
1.6	AIM OF THE THESIS.....	5
<b>2. CHAPTER TWO</b>	<b>H.264 AVC VIDEO CODEC.....</b>	<b>6</b>
2.1	THE ROLE OF STANDARDS.....	6
2.2	WHAT THE STANDARDS COVER.....	6
2.3	VIDEO CODING STANDARDIZATION BODIES.....	7
2.4	INTRODUCTION TO H.264 STANDARD .....	7
2.5	H.264 PERFORMANCE .....	8
2.6	H.264 APPLICATIONS .....	8
2.7	H.264 ENCODER AND DECODER.....	9
2.7.1	<i>H.264 Prediction</i> .....	10
2.7.1.1	Intra prediction .....	10
2.7.1.2	Inter prediction .....	14
2.7.1.3	Macroblock prediction .....	16
2.7.2	<i>Transformation and Quantization</i> .....	17
2.7.3	<i>Loop Filter</i> .....	18
2.7.4	<i>Entropy Encoding</i> .....	20
2.8	H.264 SYNTAX.....	21
2.9	H.264 PROFILES AND LEVELS .....	23
2.9.1	<i>Profiles</i> .....	23
2.9.2	<i>Levels</i> .....	24
2.10	COMPARISON OF H.264 AND THE PREVIOUS CODECS.....	25
2.11	THE JM REFERENCE SOFTWARE .....	26
<b>3. CHAPTER THREE</b>	<b>MOTION ESTIMATION .....</b>	<b>28</b>
3.1	BLOCK-BASED MOTION ESTIMATION AND COMPENSATION.....	28
3.2	SEARCH WINDOW SELECTION.....	30
3.3	MACROBLOCK MATCHING CRITERIA .....	31
3.3.1	<i>Mean Squared Error (MSE)</i> .....	31
3.3.2	<i>Mean Absolute Error (MAE) or Mean of Absolute Differences (MAD)</i> .....	32
3.3.3	<i>Sum of Absolute Errors (SAE) or Sum of Absolute Differences (SAD)</i> .....	32
3.4	MOTION ESTIMATION ALGORITHMS .....	32
3.4.1	<i>Full Search (FS)</i> .....	33

3.4.1.1	Fast Full Search (FFS) .....	33
3.4.2	<i>Fast Search</i> .....	34
3.4.2.1	Three-Step Search (TSS) .....	34
3.4.2.2	Cross Search .....	36
3.4.2.3	Logarithmic Search .....	37
3.4.2.4	One-at-a-Time Search .....	38
3.4.2.5	Nearest Neighbours Search.....	39
3.4.2.6	Hierarchical Search.....	40
3.4.2.7	Diamond Search (DS).....	42
3.4.2.8	Center-Biased Diamond Search (CBDS) .....	43
3.4.2.9	Improved Cross Diamond Motion Search .....	46
3.4.2.10	MOTION VECTOR FIELD ADAPTIVE FAST MOTION ESTIMATION (MVFAST) .	49
3.4.2.11	Predictive Motion Vector Field Adaptive Search Technique (PMVFAST) .....	52
3.4.2.12	Enhanced Predictive Zonal Search (EPZS) .....	54
<b>4.</b>	<b>CHAPTER FOUR</b>	<b>IMPLEMENTATION OF INTER PREDICTION.....</b>
4.1	DESIGN ARCHITECTURE .....	59
4.1.1	<i>CF Memory Block</i> .....	60
4.1.2	<i>RF Memory Block</i> .....	61
4.1.3	<i>ME Block</i> .....	62
4.1.4	<i>SAD Block</i> .....	67
4.1.5	<i>MC Subtract Block</i> .....	71
4.1.6	<i>Residual Memory Block</i> .....	73
4.2	SIMULATION RESULTS.....	74
4.2.1	<i>Memory Blocks Initialization (“CF Memory Block” and “RF Memory Block”)</i> 74	
4.2.2	<i>SAD Computation Process Simulation</i> .....	76
4.2.3	<i>Complete Design Simulation</i> .....	79
4.2.3.1	ME process Results.....	80
4.2.3.2	Results of MC Subtract process .....	94
4.3	SYNTHESIS RESULTS .....	97
<b>5.</b>	<b>CHAPTER FIVE</b>	<b>CONCLUSIONS AND FUTURE WORK .....</b>
5.1	CONCLUSIONS .....	99
5.2	FUTURE WORK.....	100
<b>6.</b>	<b>APPENDIX A: VERILOG CODE.....</b>	<b>101</b>
<b>7.</b>	<b>APPENDIX B: MATLAB CODE .....</b>	<b>131</b>
<b>8.</b>	<b>REFERENCES.....</b>	<b>134</b>

# List of Figures

Figure 1.1	Digital Video.....	1
Figure 1.2	Chroma subsampling patterns.....	2
Figure 1.3	Video frame sampled at range of resolutions.....	3
Figure 1.4	Image and video compression for visual transmission and storage.....	4
Figure 1.5	A CODEC as a part of a communication system.....	5
Figure 2.1	H.264 video coding and decoding process.....	8
Figure 2.2	Typical H.264 encoder.....	9
Figure 2.3	Typical H.264 decoder.....	9
Figure 2.4	Intra prediction source samples, $4 \times 4$ or $8 \times 8$ luma blocks ...	11
Figure 2.5	Intra prediction source samples, chroma or $16 \times 16$ luma blocks.....	11
Figure 2.6	Labelling of prediction samples, $4 \times 4$ prediction.....	13
Figure 2.7	$4 \times 4$ intra prediction modes.....	13
Figure 2.8	$16 \times 16$ intra prediction modes.....	14
Figure 2.9	Macroblock partitions and sub-macroblock partitions.....	15
Figure 2.10	Example of integer and sub-sample prediction.....	16
Figure 2.11	Example of macroblock types and prediction sources.....	17
Figure 2.12	Forward transform.....	18
Figure 2.13	Quantization example.....	18
Figure 2.14	Edge filtering order in a macroblock.....	19
Figure 2.15	Pixels adjacent to vertical and horizontal boundaries.....	20
Figure 2.16	Syntax overview.....	21
Figure 2.17	JM software operation.....	27
Figure 3.1	Motion Estimation.....	28
Figure 3.2	ME and MC in H.264 encoder.....	29
Figure 3.3	MC in H.264 decoder.....	30
Figure 3.4	Prediction blocks.....	31
Figure 3.5	Full search: (a) raster scan and (b) spiral order.....	33
Figure 3.6	Three-step search (TSS).....	35
Figure 3.7	Cross-search.....	36
Figure 3.8	Logarithmic search.....	37
Figure 3.9	One-at-a-time search.....	38
Figure 3.10	Nearest neighbours search.....	40
Figure 3.11	Hierarchical search.....	41
Figure 3.12	Two search patterns are used in the DS algorithm.....	42
Figure 3.13	Diamond search example.....	43
Figure 3.14	Neighboring motion vectors for starting search point prediction.....	44

Figure 3.15	Search patterns used in center-biased diamond search .....	44
Figure 3.16	Example of the center-biased diamond search.....	46
Figure 3.17	The present coding block and its adjacent blocks.....	47
Figure 3.18	Cross pattern.....	47
Figure 3.19	Four possible values of slope ( $\lambda$ ).....	48
Figure 3.20	Four kinds of diamond patterns.....	48
Figure 3.21	Region of support for the current MB.....	50
Figure 3.22	Example of distribution of vectors belonging to set V .....	50
Figure 3.23	MVFAST Search Patterns.....	51
Figure 3.24	Example of PMVFAST algorithm Implementation.....	54
Figure 3.25	Motion vectors of the collocated block and its four adjacent blocks in the previous frame.....	55
Figure 3.26	Search patterns used in EPZS .....	57
Figure 4.1	Design Architecture of the inter prediction.....	59
Figure 4.2	CF Memory Block pinout .....	60
Figure 4.3	RF Memory Block pinout .....	61
Figure 4.4	ME Block pinout.....	62
Figure 4.5	16 × 16 pixels MB (first pel is the shaded one) .....	64
Figure 4.6	Segmentation of one frame into 99 MBs each of 16×16 pixels and “raster” order processing .....	64
Figure 4.7	Addresses for all pel in one frame (row no., column no.).....	65
Figure 4.8	Start addresses of 99 MBs (row no., column no.).....	65
Figure 4.9	Flowchart of the TSS algorithm.....	66
Figure 4.10	SAD Block pinout.....	67
Figure 4.11	Conversion from (row no., column no.) address format to memory address format .....	69
Figure 4.12	address of all pixels of MB 0 (row no., column no.) .....	70
Figure 4.13	address of all pixels of MB 0 in memory format .....	71
Figure 4.14	MC Subtract Block pinout .....	71
Figure 4.15	Residual Memory Block pinout .....	73
Figure 4.16	YUV Tools windows.....	75
Figure 4.17	Video file to frames conversion .....	75
Figure 4.18	Using “MATLAB” tool in memory file preparation.....	76
Figure 4.19	Testing of SAD computation process .....	77
Figure 4.20	Simulation results for CB of start address (0, 0) in frame (205) and RB of start address (0, 0) in frame (204) .....	78
Figure 4.21	SAD calculation using “Excel” for CB of start address (0, 0) in frame (205) and RB of start address (0, 0) in frame (204).....	78
Figure 4.22	Simulation results for CB of start address (0, 0) in frame (205) and RB of start address (3, 6) in frame (204) .....	79

Figure 4.23 SAD calculation using “Excel” for CB of start address (0, 0) in frame (205) and RB of start address (3, 6) in frame (204).....	79
Figure 4.24 MV points to the predicted MB .....	80
Figure 4.25 ME simulation results for CB (50) of start address (64, 96) in frame (205) .....	81
Figure 4.26 “Simulink” model for ME Verification.....	86
Figure 4.27 Definition of ROI and Idx for SAD block .....	86
Figure 4.28 Main Settings for “SAD” block .....	87
Figure 4.29 Fixed point Settings for “SAD” block .....	87
Figure 4.30 shaded edge MBs .....	91
Figure 4.31 Cropped area outside the image for the ROI.....	92
Figure 4.32 Applying TSS on SAD values from "MATLAB".....	94
Figure 4.33 RF (204) .....	95
Figure 4.34 CF (205) .....	95
Figure 4.35 MCF (205).....	95
Figure 4.36 Motion Compensated Residual Frame from “Residual Memory Block” .....	96
Figure 4.37 Motion Compensated Residual Frame from "MATLAM" calculation.....	96
Figure 4.38 Residual calculation (no motion compensation).....	97

# List of Tables

Table 1.1	Video frame formats.....	3
Table 2.1	Intra prediction types.....	10
Table 2.2	Slice types in H.264.....	22
Table 2.3	H.264 Level limits.....	25
Table 2.4	Key compression features in standard codecs.....	26
Table 3.1	The decision table for the MVFAST algorithm.....	52
Table 3.2	Simulation results of different algorithms in MPEG-4.....	57
Table 4.1	CF Memory Block pin description.....	60
Table 4.2	RF Memory Block pin description.....	61
Table 4.3	ME block pin description.....	62
Table 4.4	SAD Block pin description.....	68
Table 4.5	MC Subtract Block pin description.....	72
Table 4.6	Residual Memory Block pin description.....	74
Table 4.7	“Modelsim” simulation results.....	81
Table 4.8	Expected and obtained results for all MBs in CF (205).....	88
Table 4.9	Expected and obtained results for 36 edge MBs after cropping “ROI”.....	92
Table 4.10	The device utilization.....	98

# List of Abbreviations

ASO	Arbitrary Slice Order
AVC	Advanced Video CODEC
BMA	Block matching Algorithm
BR	Bit Rate
CABAC	Context-based Adaptive Binary Arithmetic Coding
CAVLC	Context-based Adaptive Variable Length Coding
CB	Current macroBlock
CBDS	Center-Biased Diamond Search
CBP	Coded Block Pattern
CCIR	International Consultative Committee for Radio
CCITT	International Telegraph and Telephone Consultative Committee
CF	Current Frame
CIF	Common Intermediate Format
CLB	Configurable Logic Blocks
DCT	Discrete Cosine Transform
DS	Diamond Search
DVD	Digital Versatile Disk
EPZS	Enhanced Predictive Zonal Search
ExpG	Exponential-Golomb
FFS	Fast Full search
FMO	Flexible Macroblock Order
FPGA	Field Programmable Gate Array
FS	Full Search
HDSP	Horizontal Diamond Search Pattern
HVS	Human Visual System
IEC	International Electro-technical Commission
Intr	Interlaced
ISO	International Organization for Standardization
ITU-R	International Telecommunications Union-Radio Sector
ITU-T	International Telecommunications Union- Telecommunication Standardization Sector
JVT	Joint Video Team
LDSP	Large Diamond Search Pattern
LUT	Look Up Table
MAD	Mean of Absolute Differences
MAE	Mean Absolute Error