



شبكة المعلومات الجامعية

بِسْمِ اللَّهِ الرَّحْمَنِ الرَّحِيمِ





شبكة المعلومات الجامعية



شبكة المعلومات الجامعية

التوثيق الالكتروني والميكرو فيلم

جامعة عين شمس

التوثيق الالكتروني والميكرو فيلم

قسم

نقسم بالله العظيم أن المادة التي تم توثيقها وتسجيلها
علي هذه الأفلام قد اعدت دون أية تغيرات



يجب أن

تحفظ هذه الأفلام بعيداً عن الغبار

في درجة حرارة من 15 – 20 مئوية ورطوبة نسبية من 20-40 %

To be kept away from dust in dry cool place of
15 – 25c and relative humidity 20-40 %



شبكة المعلومات الجامعية



بعض الوثائق الأصلية تالفة



شبكة المعلومات الجامعية



بالرسالة صفحات
لم ترد بالأصل

**Ain Shams University
Faculty of Engineering
Electronics and Communicayion Eng. Dept.**

**New Full-Voltage-Swing Multi-Drain/Multi-Collector
Complementary BiCMOS Buffers (M^2 CBiCMOS)**

Submitted By
Mohammed M. El-Hady Attya
M.Sc. in Electrical Engineering

A THESIS

**Submitted In Partial Fulfillment for the Requirements of the
Degree Of Ph.D. In Electrical Engineering
Electronics and Communicayion Engineering Department**

Supervised by
**Prof. Dr. M. H. Elsaid
Dr. H. Haddara**

Cairo-1998

B 7745

STATEMENT

This dissertation is submitted to Ain Shams University for the degree of Ph.D. in Electronics and Computer Engineering.

The work included in this thesis was carried out by the author in the department of Electronics and Computer, Ain Shams University.

No part of this thesis has been submitted for a degree or a qualification at any other university or institution.

Date : May, 1998

Signature : *M. Elhady*

Name : Mohammed M. El-Hady

Ain Shams University
Faculty of Engineering


Name : Mohammed M. El-Hady Attia
Thesis : New Full-Voltage- Swing Multi- Drain/Multi-Collector
Complementary BiCMOS Buffers (M^2 CBiCMOS)
Degree : Ph.D.

Examiners Committee:


Name, Title & Affiliation

Signature

1. Prof. Dr. Ali Ezzat Salama
Electronics and Communication Engineering Department ,
Faculty of Engineering,
Cairo University




2. Prof. Dr. Hani Fikry Ragaie
Electronics and Communication Engineering Department ,
Faculty of Engineering,
Ain Shams University



3. Prof. Dr Mohammed Kamel ElSaid
Electronics and Communication Engineering Department,
Faculty of Engineering,
Ain Shams University



4. Dr. Hesham Haddara
Electronics and Communication Engineering Department ,
Faculty of Engineering,
Ain Shams University



Date: 28/5/1998

Abstract

Mohammed Mohammed El-Hady Attia. New Full-Voltage-Swing Multi-Drain/Multi-Collector Complementary BiCMOS Buffers (M^2 CBiCMOS). Unpublished Doctor of Science dissertation, Ain Shams University, Faculty of Engineering, 1998.

In this thesis, we introduce novel circuit techniques, based on transiently saturating the BJTs using a base current pulse, for increasing the voltage swing of BiCMOS buffers. These circuit techniques employ multi-drain MOS's and/or multi-collector BJTs structures.

The reduction in the effective gate voltage of the MOSFET device of conventional BiCMOS circuit has been improved using a modified BiCMOS (MBiCMOS) circuit configuration. This MBiCMOS circuit improves the speed performance of conventional BiCMOS circuit at reduced supply voltages (3 V). However, it does not assure full-voltage-swing operation. Moreover, the speed performance and circuit complexity of the common emitter CBiCMOS circuits have been improved employing a new modified CBiCMOS (MCBiCMOS) buffer. This new circuit employs multi-drain BiCMOS structure to isolate the bases of the employed BJTs, reduce the BJTs turn-off time and improve the speed performance with no additional circuit complexity (reduce the number of discrete components per gate). The MCBiCMOS circuit offers full-voltage-swing operation and high speed performance for reduced supply voltages (2.5 V). However, it suffers from increased process complexity (fabrication of high performance *pn*p BJTs).

The aim of this work is to introduce three novel implementations of CBiCMOS buffers (CBiCMOS-A, CBiCMOS-B and CBiCMOS-C). These circuits employ multi-drain/ multi-collector CBiCMOS structure. The new circuits are configured so that the *pn*p BJTs are implemented only in the internal parts of the circuits, while the output drivers employ *n*p*n* BJTs. In this case, the effect of the collector resistance R_{cp} of the *pn*p BJT's is negligibly small compared to the effect of the collector resistance R_{cn} of the *n*p*n* BJT's on the propagation delay-time. This allows the implementation of non-optimized *pn*p BJTs (employing lateral BJT in MOSFET structure) with no additional process complexity. The multi-drain/multi-collector structure is implemented in the CBiCMOS-B and CBiCMOS-C buffers to isolate the bases of the BJTs. This structure is necessary to reduce the BJTs turn-off time, ensure full-voltage-swing operation and improve speed performance at lower

supply voltage (less than 2V)). Furthermore, this multi-structure offers less circuit complexity (reduce the number of devices per gate) and area saving.

The transient behavior of the CBiCMOS-B is studied using analytical delay-time modeling. The presented modeling equations accounts for device parasitic and high injection effects of the implemented BJTs on the propagation delay-time.

In addition, an optimized circuit layout for the CBiCMOS-C driver, employing, multi-drain/multi-collector CBiCMOS structure, is presented. The introduced circuit layout ensures minimum chip area and optimized wire routing with minimized wire length, minimum number of crossovers and minimum number of interconnects (low cost/ high packing density), and low parasitic components values.

In this thesis, we present simulation results related to the new circuit configurations of the BiCMOS and CBiCMOS buffers. We demonstrate the effects of power supply voltages scaling, parasitic components and loading capacitance on the speed performance of the MBiCMOS, MCBiCMOS and the multi-drain/multi-collector CBiCMOS buffers (CBiCMOS-A, CBiCMOS-B and CBiCMOS-C). These effects are also compared with that of the conventional BiCMOS and CBiCMOS circuits. The effects of the parasitic components of the *pnp* BJTs on the speed performance are also introduced and compared to that of the *nnp* BJT's. Simulation results show that implementation of non optimized lateral *pnp* BJT in MOSFET structure does not appreciably affect the speed performance of the proposed buffers. The analytical results are given and compared with the SPICE simulations to verify this analytical model.

Key Words

CBiCMOS Buffer- Simulation-DelayTime Modeling

Acknowledgment

I would like to express my sincere gratitude to **Professor. Ph.D. M. H. Elsaid** for his significant assistance, valuable advice, guidance, great help in the analysis of the results, continuous encouragement and critical review of the manuscript. His fruitful discussion in almost all major and minor topics of this thesis and general consultation is also appreciated.

The author is also greatly indebted to **Ph.D. H. Haddara** valuable support, precise reading and corrections of the manuscript deep discussions and analysis of the results. His precious comments effectively helped me to complete this thesis.

It is my pleasure to present grateful thanks to **Professor. Ph.D. M. I. Elmasry**, the director of the VLSI research group of Electrical and Computer Engineering at the university of Waterloo, Waterloo, Ontario, Canada, for his general discussion, valuable suggestions and providing updated material and researches in the field of BiCMOS.

To: My Parents

My Wife

My Kids,

Sameh, Amer, and Marwa

M. M. El-Hady

Table of Contents

List of symbols	ix
List of Tables and Figures	xi
Introduction	1
Chapter (1). BiCMOS Process Technology	5
1-1. Introduction	6
1-2. BiCMOS Process	7
1-2-1. n-well CMOS Based BiCMOS Process	7
1-2-1-1. Basic Structure	7
1-2-1-2. 1.0-mm n-Well CMOS/Bipolar With An n^+ Buried Layer	9
1-2-1-3. Device Performance	12
1-2-2. Twin-Tub CMOS Based BiCMOS Process	12
1-2-2-1. Basic Structure	12
1-2-2-2. High Performance BiCMOS (Hi-BiCMOS) Structure	15
1-2-2-3. Device Performance	17
1-2-2-3 (a). Bipolar Transistor	21
1-2-2-3 (b). MOSFET device	22
1-2-3. Isolation Techniques in BiCMOS Technology	23
1-2-3-1. CMOS Devices Isolation Techniques	24
1-2-3-2. Bipolar Device Isolation Techniques	26
1-4. BiCMOS Merged Structures	31
1-4-1. PBiMOS Structure	31
1-5. Complementary BiCMOS (CBiCMOS) Technology	34
1-6. Summary and conclusions	36
 Chapter (2) Full-Voltage-Swing Techniques For BiCMOS Buffers	 37
2.1. Introduction	38
2.2. Conventional totem-pole BiCMOS Buffer	38
2.2.1 Transit Effects on the Swing of BiCMOS Buffers	40
2.3. BiNMOS Circuits	42
2.4. Full-swing BiCMOS circuits with shunting Techniques	43
2.4.1. R-Type BiCMOS Circuit	43
2.4.2. MOS-Type BiCMOS Circuit	45
2.4.3. Feedback Type BiCMOS Circuit	45
2.4.4. collector-emitter shunt BiCMOS circuit	46
2.5. Full-Swing Emitter-Follower Complementary BiCMOS Circuits	46
2-6. Full-Swing Common-Emitter Complementary BiCMOS Circuits	48
2-6-1. MOS-type CE CBiCMOS Circuit	51
2-6-2. Transiently Saturated Full-Swing CE CBiCMOS Circuit	52