



AIN SHAMS UNIVERSITY
FACULTY OF ENGINEERING
Electronics and Communications Engineering Department

Modeling of Analog Building Blocks by Using Standard Hardware Description Language

A Thesis

Submitted in partial fulfillment of the requirements of the degree of
Master of Science in Electrical Engineering

Submitted by

Eng. Rasha El-Sayed El-Queseny

B.Sc. of Electrical Engineering
(Electronics and Communications Engineering)
Ain Shams University, 2005

Supervised By

Prof.Dr. Magdy Mahmoud Ibrahim

Associate Prof. Soliman Awad Mahmoud

Cairo, 2009

Approval Sheet

For The thesis:

Modeling of Analog Building Blocks by Using Standard Hardware Description Language

Presented by:

Eng. Rasha El-Sayed El-Queseny

Submitted in partial fulfillment of the requirements for the
M.SC degree in electrical engineering

Approved by

Name

Signature

Prof.Dr. Magdy Mahmoud Ibrahim

Associate Prof. Soliman Awad Mahmoud

Date: / / 2009

Examiners Committee

Name: Eng. Rasha El-Sayed El-Queseny.

Thesis: Modeling of Analog Building Blocks by Using Standard Hardware Description Language.

Degree: Master of Science in Electrical Engineering

Title, Name and Affiliation

Signature

Prof.Dr. Magdy Mahmoud Ibrahim
Ain Shams University,
Faculty of engineering,
Electronics and Communications Engineering
Department.

.....

Associate Prof. Soliman Awad Mahmoud
German University in Cairo
Faculty of Information Engineering & Technology (IET),
Electronics Engineering Department.

.....

Prof.Dr. Adel El-Henawy
Ain Shams University,
Faculty of engineering,
Electronics and Communications Engineering
Department.

.....

Prof.Dr. Mahmoud Ashour
Head of Engineering Department,
Egyptian Atomic Energy Authority,
"[Examiner 4 Department]" .

.....

Date:

STATEMENT

This dissertation is submitted to Ain Shams University for the degree of Master of Science in Electrical Engineering (Electronics and Communications Engineering).

The work included in this thesis was carried out by the author at the Electronics and Communications Engineering Department, Faculty of Engineering, Ain Shams University, Cairo, Egypt.

No part of this thesis was submitted for a degree or a qualification at any other university or institution.

Date: 16-6-2009.

Name: Eng. Rasha El-Sayed El-Queseny.

Curriculum Vitae

Name of Researcher	Eng. Rasha El-Sayed El-Queseny.
Date of Birth	2-10-1983
Place of Birth	Cairo, Egypt
First University Degree	B.Sc. in Electrical Engineering
Name of University	Ain Shams University
Date of Degree	2005
Current Employment	Teacher Assistant at German University in Cairo (GUC)

ABSTRACT

Rasha El-Sayed El-Queseny, Modeling of Analog Building Blocks by Using Standard Hardware Description Language, Master of Science dissertation, Ain Shams University, 2009.

The very high Speed Integrated circuit Hardware Description Language (VHDL) has been primarily used to define and simulate digital integrated circuits. However, most integrated circuits contain both analog and digital circuits. Conventionally, analog and digital circuits are described by different languages and simulated separately. It is desirable to describe mixed analog-digital circuits by the same language and simulate them on the same simulator so that the entire design characteristics are verified through simulation.

This thesis presents modeling of analog blocks by a language used for describing digital hardware. This modeling approach, allows simulating analog circuits by adopting an event driven standard simulator (such as VHDL's simulator) .VHDL language has been used to define and simulate digital integrated circuits. Modeling by VHDL allows analog digital interface simulations. Also, it allows the designers to reconfigure the design by themselves. Transistor level simulators need much time to verify the circuit performance. VHDL is technology independent so it avoids large simulation time, so this modeling approach allows fast simulations. Modeling by VHDL allows low development cost and short time to the market

This thesis begins with the description of how to model analog circuit by using VHDL followed by modeling of open loop operational amplifier (Op-amp). Also Op-amp applications where modeled Then some compensation technique were applied to these circuits. The results before and after compensation were shown. SPICE simulation results confirm the VHDL simulation results are also given. Then the topic of analog filters comes into discussion. Important analog filters are presented (KHN and Tow Thomas).The ideal filter is modeled. Then it's remodeled by taking Op-amp second order effects. Also compensation applied to these filters. Ideal and compensated responses compared together. Then the current feedback operational amplifier (CFOA) is shown. CFOA is compared with the voltage operational amplifier (VOA). Finally CFOA applications are shown.

AKNOWLEDGEMENT

الحمد لله رب العالمين

I am extremely grateful to Allah, for giving me the opportunity and capability to undertake this challenging task and bring it to an end. It is only for His aid that I was able to achieve success, however small it may be.

I am deeply indebted to my supervisor Prof. Dr. Soliman Mahmoud, whose help, stimulating suggestions and encouragement helped me a lot during the time of research and writing of this thesis. I am bound to Prof. Dr. Magdy Ibrahim for his stimulating support and encouragement.

I would like to give my special thanks to my great father, my great grandmother, my great cousin Basma Nader and my great husband Amr saed whose patient love enabled me to complete this work.

I want to thank my colleagues from the Faculty of Information Engineering and Technology who supported me in my research work. I want to thank them for all their help, support, interest and valuable hints. Especially I am obliged to Eman Azab, Mohamed Abdel-Ghany, Dalia El-Banna, and Marwa El-Guindy.

Table of Contents

Chapter 1 Introduction	1
1.1 Research Scope	2
1.2 VHDL for Analog Domain Descriptions.....	3
1.3 Thesis Organization	4
Chapter 2.....	6
Modeling of Compensated and Uncompensated Op-amp Based Amplifiers/Integrators by Using VHDL.....	6
2.1 Introduction.....	6
2.2 Principle of the operational amplifier	7
2.3 Modeling of Open loop Operational Amplifier	8
2.4 Modeling of Uncompensated Inverting Amplifiers.....	15
2.5 Modeling of Passive Compensated Inverting Amplifier	18
2.6 Modeling of Active Compensated Inverting Amplifier.....	21
.....	21
2.7 Modeling of Uncompensated Non-Inverting Amplifier	24
2.8 Modeling of Passive Compensated Non-Inverting Amplifier	27
2.9 Modeling Active Compensated Non-Inverting Amplifier.....	30
2.10 Model of Uncompensated Inverting Integrators	33
2.11 Modeling of Passive Compensated Integrators.....	36
2.12 Modeling of Active Compensated Integrators.....	39
Chapter 3.....	42
Modeling of Ideal and Compensated Filters by Using VHDL	42
3.1 State Variable filter	42
3.2 Kerwin-Huelsman-Newcomb (KHN) Filter	42
3.2.1 Ideal KHN LPF	44
3.2.2 Practical KHN LPF	47

3.2.3	Modeling of Improved KHN LPF.....	50
3.2.5	Practical KHN BPF.....	57
3.2.6	Improved KHN BPF	60
3.3	Modeling of Uncompensated Tow Thomas Filter.....	63
3.3.2	Practical Tow Thomas LPF	67
3.3.3	Improved Tow Thomas LPF.....	70
3.3.5	Practical Tow Thomas BPF	77
3.3.6	Improved Tow Thomas BPF.....	80
Chapter 4.....		83
Current-Feedback Operational Amplifiers		83
4.1	Introduction.....	83
4.2	Concept of Operation.....	83
4.3	Open Loop Behavior.....	85
4.4	Non-Inverting CFOA.....	88
4.5	Four Terminal Non-Inverting CFOA.....	96
4.6	Four Terminal Inverting CFOA.....	100
Chapter 5.....		104
Conclusion		104
5.1	Conclusions of Chapters	105
5.2	Future Work.....	106
Appendix A.....		107
A.1	Euler Method.....	107
References.....		109
List of Papers from the Master Thesis		1131

List of Figures

Figure 2. 1 Operational Amplifier Symbol	9
Figure 2. 2 slew Rate of Operational Amplifier	9
Figure 2. 3 The Effect of Finite GB on Closed Loop Bandwidth and Closed Loop Gain For Operational Amplifiers.....	9
Figure 2. 4 Op-amp Based Inverting Amplifier.....	10
Figure 2. 5 Flow Chart for Open loop Op-amp Code	12
Figure 2. 6 (Continued) Flow Chart for Open loop Op-amp Code.....	13
Figure 2. 7 Magnitude and Phase Responses of Open Loop Op-amp Using The Proposed VHDL Model	14
Figure 2. 8 Magnitude and Phase Responses of Open Loop Op-amp Using Spice.....	14
Figure 2. 9 The Output of Inverting Amplifier for a Sinusoidal Input (100mv @ 2KHz) Using The Proposed VHDL Model	16
Figure 2. 10 Magnitude and Phase Responses of Inverting Amplifier Using The Proposed VHDL Model	16
Figure 2. 11 The Output of Inverting Amplifier for a Sinusoidal Input (100mv @ 2KHz) Using Spice	17
Figure 2. 12 Magnitude and Phase Responses of Inverting Amplifier Using Spice.....	17
Figure 2. 13 Passive Compensated Inverting Amplifier [9-10].....	18
Figure 2. 14 The Output of Passive Compensated Inverting Amplifier for a Sinusoidal Input (1v @ 500 Hz) Using The Proposed VHDL Model.....	19
Figure 2. 15 Magnitude and Phase Responses of Passive Compensated Inverting Amplifier Using The Proposed VHDL Model.....	19
Figure 2. 16 The Output of Passive Compensated Inverting Amplifier for a Sinusoidal Input (1v @ 500 Hz) Using Spice.....	20
Figure 2. 17 Magnitude and Phase Responses of Passive Compensated Inverting Amplifier Using Spice	20
Figure 2. 18 Compensated Inverting Amplifier [9-10]	21

Figure 2. 19 The Output of Active Compensated Inverting Amplifier for a Sinusoidal Input (100mv @ 2KHz) Using The Proposed VHDL Model	22
Figure 2. 20 Magnitude and Phase Responses of Active Compensated Inverting Amplifier Using The Proposed VHDL Model	22
Figure 2. 21 The Output of Active Compensated Inverting Amplifier for a Sinusoidal Input (100mv @ 2KHz) Using Spice.....	23
Figure 2. 22 Magnitude and Phase Responses of Active Compensated Inverting Amplifier Using Spice	23
Figure 2. 23 Non-Inverting Amplifier	24
Figure 2. 24 The Output of Non-Inverting Amplifier for a Sinusoidal Input (1v @ 2KHz) Using The Proposed VHDL Model	25
Figure 2. 25 Magnitude and Phase Responses of Non-Inverting Amplifier Using The Proposed VHDL Model	25
Figure 2. 26 The Output of Non-Inverting Amplifier for a Sinusoidal Input (1v @ 2KHz) Using Spice	26
Figure 2. 27 Magnitude and Phase Responses of Non-Inverting Amplifier Using Spice	26
Figure 2. 28 Passive Compensated Non-Inverting Amplifier [9-10].....	27
Figure 2. 29 The Output of Passive Compensated Non-Inverting Amplifier for a Sinusoidal Input (10mv @ 2KHz) Using The Proposed VHDL Model	28
Figure 2. 30 Magnitude and Phase Responses of Passive Compensated Non-Inverting Amplifier Using The Proposed VHDL Model.....	28
Figure 2. 31 The Output of Passive Compensated Non-Inverting Amplifier for a Sinusoidal Input (10mv @ 2KHz) Using Spice.....	29
Figure 2. 32 Magnitude and Phase Responses of Passive Compensated Non-Inverting Amplifier Using Spice	29
Figure 2. 33 Active Compensated Non-Inverting Amplifier [9-10]	30
Figure 2. 34 The Output of Active Compensated Non-Inverting Amplifier for a Sinusoidal Input (1v @ 2KHz) Using The Proposed VHDL Model	31
Figure 2. 35 Magnitude and Phase Responses of Active Compensated Non-Inverting Amplifier Using The Proposed VHDL Model.....	31

Figure 2. 36 The Output of Active Compensated Non-Inverting Amplifier for a Sinusoidal Input (1v @ 2KHz) Using Spice.....	32
Figure 2. 37 Magnitude and Phase Responses of Active Compensated Non-Inverting Amplifier Using Spice	32
Figure 2. 38 Inverting Integrator.....	33
Figure 2. 39 The Output of Inverting Integrator for a Square Wave Input (1v @ 1.5KHz) Using The Proposed VHDL Model	34
Figure 2. 40 Magnitude and phase Responses of Inverting Integrator Using The Proposed VHDL Model.....	34
Figure 2. 41 The Output of Inverting Integrator for a Square Wave Input (1v @ 1.5KHz) Using Spice	35
Figure 2. 42 Magnitude and phase Responses of Inverting Integrator Using Spice.....	35
Figure 2. 43 Passive Compensated Inverting Integrator [9-10].....	36
Figure 2. 44 The Output of Passive Compensated Inverting Integrator for a Square Wave Input (1v @ 1.5KHz) Using The Proposed VHDL Model.....	37
Figure 2. 45 Magnitude and Phase Responses of Passive Compensated Inverting Integrator Using The Proposed VHDL Model.....	37
Figure 2. 46 The Output of Passive Compensated Inverting Integrator for a Square Wave Input (1v @ 1.5KHz) Using Spice.....	38
Figure 2. 47 Magnitude and Phase Responses of Passive Compensated Inverting Integrator Using Spice	38
Figure 2. 48 Active Compensated Inverting Integrator [9-10]	39
Figure 2. 49 The Output of Active Compensated Inverting Integrator for a Square Wave Input (1v @ 1.5KHz) Using The Proposed VHDL Model.....	40
Figure 2. 50 Magnitude and Phase Responses of Active Compensated Inverting Integrator Using The Proposed VHDL Model	40
Figure 2. 51 The Output of Active Compensated Inverting Integrator for a Square Wave Input (1v @ 1.5KHz) Using Spice.....	41
Figure 2. 52 Magnitude and Phase Responses of Active Compensated Inverting Integrator Using Spice	41
Figure 3. 1 KHN Filter [20]	43

Figure 3. 2 The Output of ideal KHN LPF for a Sinusoidal Input (100mv @ 500Hz) Using The Proposed VHDL Model	45
Figure 3. 3 Magnitude and Phase Responses of Ideal KHN LPF Using The Proposed VHDL Model.....	45
Figure 3. 4 The Output of ideal KHN LPF for a Sinusoidal Input (100mv @ 500Hz) Using Spice	46
Figure 3. 5 Magnitude and Phase Responses of Ideal KHN LPF Using Spice	46
Figure 3. 6 The Output of Practical KHN LPF for a Sinusoidal Input(100mv @ 500Hz) Using The Proposed VHDL Model	48
Figure 3. 7 Magnitude and Phase Responses of Practical KHN LPF Using The Proposed VHDL Model.....	48
Figure 3. 8 The Output of Practical KHN LPF for a Sinusoidal Input(100mv @ 500Hz) Using Spice	49
Figure 3. 9 Magnitude and Phase Responses of Practical KHN LPF Using Spice	49
Figure 3. 10 Improved KHN Filter [21].....	51
Figure 3. 11 The Output of Improved KHN LPF for a Sinusoidal Input (100mv @ 500Hz) Using The Proposed VHDL Model	52
Figure 3. 12 Magnitude and Phase Responses of Improved KHN LPF Using The Proposed VHDL Model	52
Figure 3. 13 The Output of Improved KHN LPF for a Sinusoidal Input (100mv @ 500Hz) Using Spice	53
Figure 3. 14 Magnitude and Phase Responses of Improved KHN LPF Using Spice.....	53
Figure 3. 15 The output of Ideal KHN BPF for a Sinusoidal Input (10mv @ 1KHz) Using The Proposed VHDL Model.....	55
Figure 3. 16 Magnitude and Phase Responses of Ideal KHN BPF Using The Proposed VHDL Model.....	55
Figure 3. 17 The output of Ideal KHN BPF for a Sinusoidal Input (10mv @ 1KHz) Using Spice.....	56
Figure 3. 18 Magnitude and Phase Responses of Ideal KHN BPF Using Spice	56
Figure 3. 19 The Output of Practical KHN BPF for a Sinusoidal Input(10mv @ 900 Hz) Using The Proposed VHDL Model	58

Figure 3. 20 Magnitude and Phase Responses of Practical KHN BPF Using The Proposed VHDL Model	58
Figure 3. 21 The Output of Practical KHN BPF for a Sinusoidal Input(10mv @ 900 Hz) Using Spice	59
Figure 3. 22 Magnitude and Phase Responses of Practical KHN BPF Using Spice	59
Figure 3. 23 The Output of Improved KHN BPF for a Sinusoidal Input (10mv @ 1KHz) Using The Proposed VHDL Model	61
Figure 3. 24 Magnitude and Phase Responses of Improved KHN BPF Using The Proposed VHDL Model	61
Figure 3. 25 The Output of Improved KHN BPF for a Sinusoidal Input (10mv @ 1KHz) Using Spice	62
Figure 3. 26 Magnitude and Phase Responses of Improved KHN BPF Using Spice.....	62
Figure 3. 27 Tow Thomas Filter [22-23]	64
Figure 3. 28 The Output of Ideal Tow Thomas LPF for a Sinusoidal Input (1v @ 500Hz) Using The Proposed VHDL Model	65
Figure 3. 29 Magnitude and Phase Responses of Ideal Tow Thomas LPF Using The Proposed VHDL Model	65
Figure 3. 30 The Output of Ideal Tow Thomas LPF for a Sinusoidal Input (1v @ 500Hz) Using Spice	66
Figure 3. 31 Magnitude and Phase Responses of Ideal Tow Thomas LPF Using Spice..	66
Figure 3. 32 The Output of Practical Tow Thomas LPF for a Sinusoidal Input (1v @ 500Hz) Using The Proposed VHDL Model	68
Figure 3. 33 Magnitude and Phase Responses of Practical Tow Thomas LPF Using The Proposed VHDL Model	68
Figure 3. 34 The Output of Practical Tow Thomas LPF for a Sinusoidal Input (1v @ 500Hz) Using Spice	69
Figure 3. 35 Magnitude and Phase Responses of Practical Tow Thomas LPF Using Spice	69
Figure 3. 36 Improved Tow Thomas LPF [9-10-22-23].....	71
Figure 3. 37 The Output of Improved Tow Thomas LPF for a Sinusoidal Input(1v @ 500Hz) Using The Proposed VHDL Model	72

Figure 3. 38 Magnitude and Phase Responses of Improved Tow Thomas LPF Using The Proposed VHDL Model	72
Figure 3. 39 The Output of Improved Tow Thomas LPF for a Sinusoidal Input (1v @ 500Hz) Using Spice	73
Figure 3. 40 Magnitude and Phase Responses of Improved Tow Thomas LPF Using Spice.....	73
Figure 3. 41 The Output of Ideal Tow Thomas BPF for a Sinusoidal input (1v @ 10KHz) Using The Proposed VHDL Model	75
Figure 3. 42 Magnitude and Phase Responses of Ideal Tow Thomas BPF Using The Proposed VHDL Model	75
Figure 3. 43 The Output of Ideal Tow Thomas BPF for a Sinusoidal input (1v @ 10KHz) Using Spice	76
Figure 3. 44 Magnitude and Phase Responses of Ideal Tow Thomas BPF Using Spice..	76
Figure 3. 45 The Output of Practical Tow Thomas BPF for a Sinusoidal Input (1v @ 9KHz) Using The Proposed VHDL Model	78
Figure 3. 46 Magnitude and Phase Responses of Practical Tow Thomas BPF Using The Proposed VHDL Model	78
Figure 3. 47 The Output of Practical Tow Thomas BPF for a Sinusoidal Input (1v @ 9KHz) Using Spice	79
Figure 3. 48 Magnitude and Phase Responses of Practical Tow Thomas BPF Using Spice	79
Figure 3. 49 The Output of Improved Tow Thomas BPF for a Sinusoidal Input (1v @ 10KHz) Using The Proposed VHDL Model	81
Figure 3. 50 Magnitude and Phase Responses of Improved Tow Thomas BPF Using The Proposed VHDL Model	81
Figure 3. 51 The Output of Improved Tow Thomas BPF for a Sinusoidal Input (1v @ 10KHz) Using Spice	82
Figure 3. 52 Magnitude and Phase Responses of Improved Tow Thomas BPF Using Spice.....	82
Figure 4. 1 Voltage Operational Amplifier.....	84
Figure 4. 2 Current Feedback Operational Amplifier	84