



**Ain Shams University**  
**Faculty of Engineering**  
Computer & Systems Engineering Department

## **Configurable Application Specific Microprocessors**

### **Thesis**

Submitted in partial fulfillment of the Requirements for the M.Sc. Degree  
in Electrical Engineering  
(Computer and Systems)

**By**

**Nahla Ahmed Mohamed Ahmed El-Araby**

B.Sc in Computer and Systems Engineering ٢٠٠٢

Supervised By

**Dr. Hassan Shehata Bedor**

Computer & Systems Engineering Dept.  
Faculty of Engineering, Ain Shams University

**Dr. Ayman Mohamed Wahba**

Computer & Systems Engineering Dept.  
Faculty of Engineering, Ain Shams University

**Dr. Mohamed Shaalan**

Computer & Systems Engineering Dept.  
Faculty of Engineering, Ain Shams University

Cairo ٢٠٠٧

## **Acknowledgements**

Thank ALLAH at first then I'm thanking my supervisors **Dr. Hassan Shehata, Dr. Ayman Wahba.**

I am really so grateful and appreciating the great support and encouragement of **Dr. Ayman Wahba**, who helped me so much, taught me many things. He was my support and guide in this study.

Also I would like to thank **Prof.Dr. Shawki Eid** for his support and encouragement.

And I must thank my great, loving, caring and sweet parents as they are the owners of any success in my life.

## ABSTRACT

**Name:** Nahla Ahmed Mohamed Ahmed El-Araby.

**Thesis title:** Configurable Application Specific microprocessors.

**A thesis for M.Sc. degree. Ain Shams University, Faculty of Engineering, Computer and Systems Engineering Department, ٢٠٠٧.**

The limitation of using Field Programmable Gate Arrays (FPGAs) as a platform for application specific processors is the lack of hardware resources available for specialized instruction sets. With the new FPGA's it is now possible to reconfigure the hardware dynamically *on-the-fly*. Partial reconfiguration allows configuring a section of the FPGA while the remaining logic is not affected.

A Dynamic Instruction Set Computer (DISC) processor uses Run Time Reconfiguration (RTR) to overcome FPGA hardware limitations and provide an essentially limitless application-specific instruction set.

The aim of this work is to use the idea of DISC to implement a processor which serves more than one application domain; saving area and decreasing configuration time. In this work an Automatic DISC processor is implemented; it automatically detects the type of running application and reconfigures itself to add the required circuitry needed by the running application. The design consists of a processor core and a partially reconfigurable module that can be changed according to the running application. A controller module is used to test the available hardware and download appropriate partial reconfiguration bit stream to update the processor hardware according to the running application. The processor

can run four groups of applications: Image Processing, Digital Signal Processing, Advanced Mathematical Operations, and Encryption applications.

Key Words: Dynamic reconfiguration, DISC, Application-specific processors.

# TABLE OF CONTENTS

| Title   | Page No.   |
|---|------------|
| <i>Table of Contents</i> .....                                    | <i>i</i>   |
| <i>List of Tables</i> .....                                       | <i>iii</i> |
| <i>List of Figures</i> .....                                      | <i>iv</i>  |
| <i>List of Abbreviations</i> .....                                | <i>vi</i>  |
| Chapter 1: Introduction.....                                      | 1          |
| Chapter 2: Reconfigurable Computing.....                          | 8          |
| 2.1 Evolution of Configurable Devices .....                       | 10         |
| 2.1.1 PROM.....   | 10         |
| 2.1.2 Programmable Logic Array<br>PLA.....                        | 11         |
| 2.1.3 Programmable Array Logic<br>PAL.....                        | 12         |
| 2.1.4 Complex Programmable Logic Devices<br>CPLD.....             | 13         |
| 2.1.5 Mask Programmable Gate Arrays<br>MPGAs.....                 | 14         |
| 2.1.6 Field Programmable Gate Arrays<br>FPGAs.....                | 15         |
| 2.2 Hardware design and development using<br>FPGAs.....           | 16         |
| 2.2.1 FPGA<br>Architecture.....                                   | 19         |
| 2.2.2 FPGA<br>Properties.....                                     | 21         |
| 2.3 Advantages and Limitations of Reconfigurable<br>Hardware..... | 31         |
| 2.3.1<br>Advantages.....  | 31         |
| 2.3.2 Limitations of Reconfigurable<br>Hardware.....              | 32         |
| 2.4 Dynamically Reconfigurable<br>Hardware.....                   | 33         |
| 2.5 Partial Reconfiguration Techniques<br>.....                   | 36         |
| 2.5.1 Module-Based Partial<br>Reconfiguration.....                | 36         |
| 2.5.2 Difference- Based Partial<br>Reconfiguration.....           | 40         |
| 2.6 Benefits of Partial Reconfiguration<br>.....                  | 43         |
| 2.7 Different Run-Time Reconfigurable FPGA<br>architectures.....  | 44         |

|   |          |
|---|----------|
| 2,7,1 Xilinx Virtex Architecture  | ..... 44 |
| 2,7,2 Lattice ORCA Architecture   | ..... 45 |
| 2,7,3 Lattice ispXPGA Architecture  | ..... 45 |
| 2,7,4 Atmel AT $\epsilon$ •K Architecture                                     | ..... 46 |
| 2,7,5 Altera APEX $\gamma$ •K Architecture                                    | ..... 47 |
| 2,7,6 Xilinx Virtex $\epsilon$ Architecture                                   | ..... 48 |
| 2,8 Applications of Partial Reconfiguration.....                              | 51       |
| Chapter 3: Dynamic Instruction Set Computer.....                              | 53       |
| 3,1 Dynamic Instruction Set Computer architecture.....                        | 54       |
| 3,2 Advantages offered by DISC processor.....                                 | 56       |
| 3,3 Relocatable Hardware.....   | 57       |
| Chapter 4: Implementation of Automatic Dynamic Instruction Set Processor..... | 61       |
| 4,1 Operation Technique.....  | 62       |
| 4,2 Processor General Architecture.....                                       | 65       |
| 4,3 Fixed Core Processor.....   | 71       |
| 4,3,1 Control Unit.....   | 71       |
| 4,3,2 Arithmetic and Logic Unit.....  | 71       |
| 4,3,3 Program Memory.....   | 71       |
| 4,3,4 Program Counter register.....   | 72       |
| 4,3,5 Data Memory.....  | 73       |
| 4,3,6 Data Address register.....  | 74       |
| 4,3,7 Four 16-bit data registers.....   | 75       |
| 4,3,8 Instruction Register .....  | 77       |
| 4,4 Application specific Modules.....   | 77       |
| 4,4,1 Image Processing Module.....  | 77       |
| 4,4,2 Digital Signal Processing Module.....                                   | 81       |
| 4,4,3 Encryption applications module .....                                    | 89       |

|   |     |  |  |  |
|---|-----|--|--|--|
| ξ,ξ,ξ Advanced Mathematical functions.....          | 96  |  |  |  |
| ξ,ο Instruction Set.....                            | 97  |  |  |  |
| ξ,ο,ι General Purpose Instructions.....             | 97  |  |  |  |
| ξ,ο,ϒ Image processing instructions.....            | 100 |  |  |  |
| ξ,ο,ϓ Mathematical instructions.....                | 101 |  |  |  |
| ξ,ο,ξ Digital Signal Processing instructions.....   | 103 |  |  |  |
| ξ,ο,ο Encryption instructions.....                  | 105 |  |  |  |
| ξ,ϒ Instruction Coding.....                         | 107 |  |  |  |
| Chapter ο: Results and Discussion.....              | 112 |  |  |  |
| ο,ι Design Environment and Implementation Data..... | 112 |  |  |  |
| ο,ϒ Implementation Results.....                     | 113 |  |  |  |
| ο,ϓ Analysis and Discussion.....                    | 117 |  |  |  |
| Chapter ϒ: Conclusion and Future Work.....          | 120 |  |  |  |
| References.....                                     | 122 |  |  |  |

## LIST OF TABLES

|  |     |
|--|-----|
| Table 4.1: Instruction Set .....   | 64  |
| Table 4.2: DSP Operation Codes.....  | 82  |
| Table 4.3: Instruction Group Coding .....                                    | 107 |
| Table 4.4: Operation Codes.....  | 108 |
| Table 4.5: Register Coding.....  | 109 |
| Table 4.6: Instruction Coding.....   | 111 |
| Table 5.1: Logic resources of xc6vxlx20-12ff176.....                         | 113 |
| Table 5.2: Area Usage.....   | 114 |
| Table 5.3: Area usage of fixed processors.....                               | 115 |
| Table 5.4: Size of Configuration bitstreams and configuration time .....     | 116 |
| Table 5.5: DISC size of Configuration bitstreams and configuration time..... | 116 |

## LIST OF FIGURES

|   |    |
|---|----|
| Figure 2,1: Flexibility versus Performance .....                                    | 9  |
| Figure 2,2: Logic Functions.....  | 10 |
| Figure 2,3: PROM address decoder.....   | 11 |
| Figure 2,4: PLA Architecture.....   | 12 |
| Figure 2,5: PAL Architecture.....   | 13 |
| Figure 2,6: CPLD Architecture.....  | 14 |
| Figure 2,7: FPGA Architecture.....  | 15 |
| Figure 2,8: Programmable logic design process.....                                  | 17 |
| Figure 2,9: Internal structure of an FPGA.....                                      | 20 |
| Figure 2,10: SRAM programming technology.....                                       | 22 |
| Figure 2,11: Antifuse programming technology.....                                   | 23 |
| Figure 2,12: EPROM transistor.....  | 24 |
| Figure 2,13: Single Transistor pair Logic Block.....                                | 26 |
| Figure 2,14: NAND gate using Transistor pair logic block.....                       | 26 |
| Figure 2,15: MUX & NAND - Fine grain block.....                                     | 27 |
| Figure 2,16: Coarse grain Actel logic block.....                                    | 28 |
| Figure 2,17: Coarse grain Xilinx logic block.....                                   | 29 |
| Figure 2,18: FPGA routing architecture.....   | 31 |
| Figure 2,19: Implementation of network protocols using partial reconfiguration..... | 30 |
| Figure 2,20: Partially reconfigurable design layout.....                            | 38 |
| Figure 2,21: Bus Macro communication.....   | 39 |
| Figure 2,22: Physical allocation of bus macros.....                                 | 40 |
| Figure 3,1: DISC Architecture.....  | 54 |
| Figure 3,2: Application Specific Instruction modules configuration data.....        | 50 |
| Figure 3,3: Linear hardware space.....  | 59 |
| Figure 3,4: Custom instruction module example.....                                  | 60 |
| Figure 4,1: Instruction Format.....   | 64 |
| Figure 4,2a: Slave-SelectMAP configuration circuit.....                             | 66 |
| Figure 4,2b: General Architecture.....  | 67 |
| Figure 4,3: Hardware Detection and Partial Reconfiguration Controller (HDPRC)...    | 69 |
| Figure 4,4: HDPRC Simulation.....   | 70 |
| Figure 4,5: Program Memory.....   | 72 |
| Figure 4,6: Program Counter Register.....   | 73 |
| Figure 4,7: Data Memory.....  | 74 |
| Figure 4,8: Simulation Model for Compare Instruction.....                           | 76 |
| Figure 4,9: Instruction Register.....   | 77 |

|  |     |
|--|-----|
| Figure 4.10: Image Processing Module.....              | 78  |
| Figure 4.11: Operation of the rank-order filter.....   | 79  |
| Figure 4.12: Operation of the convolution filter.....  | 80  |
| Figure 4.13: DSP module.....                           | 82  |
| Figure 4.14: FFT Block.....                            | 83  |
| Figure 4.15: DCT Block.....                            | 84  |
| Figure 4.16: IDCT Block.....                           | 85  |
| Figure 4.17: MAC Operation.....                        | 87  |
| Figure 4.18: MAC Block.....                            | 87  |
| Figure 4.19: Control Timing Example for MAC block..... | 87  |
| Figure 4.20: BC Block.....                             | 88  |
| Figure 4.21: Operation of Bit Correlator.....          | 89  |
| Figure 4.22: Encryption Applications.....              | 90  |
| Figure 4.23: Convolution Encoder Block.....            | 91  |
| Figure 4.24: Convolution Encoder Operation.....        | 91  |
| Figure 4.25: Digital Down Converter.....               | 93  |
| Figure 4.26: Encoder $\wedge/\wedge$ .....             | 94  |
| Figure 4.27: Decoder $\wedge/\wedge$ .....             | 95  |
| Figure 4.28: Mathematical Operations Module.....       | 96  |
| Figure 4.29: Shift Right Operation.....                | 97  |
| Figure 4.30: Shift Left Operation.....                 | 98  |
| Figure 4.31: Rotate Right Operation.....               | 98  |
| Figure 4.32: Rotate Left Operation.....                | 99  |
| Figure 4.33: Vector Rotation.....                      | 102 |
| Figure 4.34: Vector Translation.....                   | 103 |

## **List of Abbreviations**

|      |   |
|------|---|
| ASIC | Application Specific Integrated Circuit |
| BC   | Bit Correlation                         |
| CPLD | Complex Programmable Logic Device       |
| DISC | Dynamic Instruction Set Computer        |
| FF   | Flip Flop                               |
| FPGA | Field Programmable Gate Array           |
| GPP  | General Purpose Processor               |
| LUT  | Look Up Table                           |
| MPGA | Mask Programmable Gate Array            |
| PAL  | Programmable Array Logic                |
| PLA  | Programmable Logic Array                |
| PROM | Programmable Read Only Memory           |
| RTR  | Run Time Reconfiguration                |
| SPLD | Simple Programmable Logic Device        |
| SRAM | Static Random Access Memory             |

## **Chapter 1: Introduction**

Application Specific Integrated Circuits (ASICs) are very fast and efficient when executing the exact computation for which they were designed. This is due to the operators are tailored to the required function, and there is direct wire connection between operators. However, after fabrication the circuit cannot be changed. If any part of the circuit needs to be changed, the ASIC must be redesigned, and refabricated, which is not an easy task; it costs too much and increases time-to-market.

On the other hand General purpose processors are very flexible; they support a variety of problems. The same processor can run different applications. The down side of this flexibility is that the performance can suffer. The processor must read each instruction from memory, decode its meaning, and then adjust the functional units in order to execute it. This result in a high execution overhead for each operation, so the execution using general purpose processors is slower. Another draw back is area usage; too much area is needed to store instructions, data, and control execution. So the area usage is inefficient.

So General Purpose Processors delivers higher flexibility while custom – application specific – circuits offers higher efficiency.

Building Application specific or customized stored-program processors that are designed to run a specific type of applications can combine the enhanced performance of application-specific circuits with the flexibility of general purpose processors.

Configurable hardware especially Field Programmable Gate Arrays (FPGAs) offer a fast development time because they can be tested and reprogrammed in field, also they provide a simplified design process so they represent an excellent platform for application specific processors.

But one limitation of building application specific processors on FPGAs is the lack of hardware resources available for specialized instruction sets. Specialized instructions require too much hardware so a few hardware intensive instruction modules can quickly consume all the resources of even the largest FPGAs available today.

The emergence of high capacity reconfigurable devices opens new horizons in the field of general-purpose processing. With the new FPGA's it is now possible to reconfigure the hardware dynamically *on-the-fly* to tailor its functional units and interconnect according to the target application. Those new FPGAs can be partially reconfigured during run time. Many areas, such as cryptography, signal processing, and searching, require this capability. An increase of  $10^x - 100^x$  in the functional density can be achieved, with reduced latency compared with conventional processor solutions [1][2].

Run-Time Reconfiguration (RTR) allows system designers to virtually have more hardware than they actually have on a given chip. This works very well especially when there are parts of the hardware that are occasionally idle. For example, one application is a smart portable phone that supports multiple communication and data protocols, but only one protocol is active at a time. When the phone passes from a geographic region that is served by one protocol into a region that is served by

another protocol, the hardware is automatically reconfigured. Using this approach, it is possible to design systems that do more, cost less, and have shorter design and implementation cycles.

Another application that demands real-time computation is the automatic target recognition. The challenge addressed by these systems [3] is the rapid comparison (correlation) of an input image to thousands of target templates with large number of pixels per image. The correlation of incoming images with the existing target templates is the computational bottleneck in the system, involving data rates and computational requirements that exceed, by several orders of magnitude, the processing load in any other steps in the algorithm. Correlation may be accelerated, if we have a hardware specially designed for each type of the available target templates.

Run-Time Partial Reconfiguration allows configuring a section of the FPGA while the remaining logic is not affected, which means that only the part that needs to be changed is being reconfigured while the rest of the design is still functioning, so the system state can be saved on the FPGA during configuration. The configuration time is reduced dramatically as only the requested part is configured, not the whole FPGA.

A Dynamic Instruction Set Computer (DISC) processor uses RTR to overcome FPGA hardware limitations and provide an essentially limitless application-specific instruction set.

In [4] attempts in modifying a processor instruction set involved a writable control store and generating custom micro-code for each application.

The PRISM project [9] extended this idea by augmenting the instruction set of a standard RISC processor with application-specific instructions on a tightly coupled FPGA. Hardware images of these instructions are extracted and compiled from the source code transparent to the user.

The WASMII project discusses a more dynamic approach that involves swapping hardware compute configurations in and out of the FPGA resource as demanded by the data-flow token [10].

The work in [11] presents a design of a DISC processor, the processor implements each instruction in the instruction set as an independent circuit module. The individual instruction modules are paged onto the hardware in a demand-driven manner as dictated by the application program. Hardware limitations are eliminated by replacing unused instruction modules with usable instructions at run-time. An application running on DISC contains source code, indicating instruction ordering, and a library of application-specific instruction circuit modules.

In [12] a model of a runtime reconfigurable processor based on partial and dynamic reconfiguration is presented. This processor implements the ARM Thumb Instruction Set Architecture as a pipelined superscalar microarchitecture. A variable number of execution units which are dynamically updated according to the behavior of the program at runtime. Hence, no additional software tools are needed, so that compatibility with software and hardware systems based on the ARM Thumb ISA is assured. The functional units which are not reconfigured (Instruction Memory, Trace Cache, Fetch Unit/Predecoder, Decoder, RUU, Register File and Configuration Manager) build up a fixed module. Sets of