



AIN SHAMS UNIVERSITY

FACULTY OF ENGINEERING

Electronics and Communications Engineering Department

Development of Channel Coder for WCDMA Mobile Phone

A Thesis

Submitted in partial fulfillment of the requirements of the degree of
Master of Science in Electrical Engineering
(Electronics and Communication Engineering)

Submitted by

Hend Ahmed Hussein Mourad

B.Sc. of Electrical Engineering
(Electronics and Communications Engineering)
Ain Shams University, 2004

Supervised By

Prof. Dr. Abd El Halim Abd El Naby Zekry
Prof. Dr. Khaled Mohamed Wageh Sharaf

Cairo, 2011



AIN SHAMS UNIVERSITY
FACULTY OF ENGINEERING
Electronics and Communications Engineering Department

Statement

This dissertation is submitted to Ain Shams University for the degree of Master of Science in Electrical Engineering (Electronics and Communications Engineering).

The work included in this thesis was carried out by the author at the Electronics and Communications Engineering Department, Faculty of Engineering, Ain Shams University, Cairo, Egypt.

No part of this thesis was submitted for a degree or a qualification at any other university or institution.

Name: Hend Ahmed Hussein Mourad

Signature:

Date:



AIN SHAMS UNIVERSITY
FACULTY OF ENGINEERING
Electronics and Communications Engineering Department

Curriculum Vitae

Name of Researcher	Hend Ahmed Hussein Mourad
Date of Birth	19/1/1983
Place of Birth	Cairo, Egypt
First University Degree	B.Sc. in Electrical Engineering
Department	Electronics and Communication Engineering. Dept.
Name of University	Ain Shams University
Date of Degree	June 2004

ACKNOWLEDGMENT

All gratitude to ALLAH

I would like to express my deepest gratitude and appreciation to prof. Dr. Abd El Halim Zekry for continuous guidance, support, help, encouragement and his patience with me. I greatly appreciate his care and dedication in constructively criticizing my work.

I would like also to thank all my friends & colleagues in NARSS (National Authority for Remote Sensing and Space). And Special thanks to Dr. Haitham Medhat for his help during my work.

My great & sincere thanks to my loved parents & brothers for their patience, continuous support and encouragement.

Abstract

Hend Ahmed Hussein Mourad, "Development of Channel Coder for WCDMA Mobile phone, Master of Science dissertation", Ain Shams University, 2011.

Over the last few years, great advances have been made in mobile communication technology. The third generation (3G) mobile systems provide further improved network capacity, high speed packet data and voice and real-time multimedia services. WCDMA has become the major 3G air interface in the world. Modern wireless communication systems utilize certain digital signaling techniques known as channel coding to improve performance, efficiency and to achieve reliable communication over noisy and fading channels.

WCDMA employs convolutional coding to encode voice and MPEG4 applications at maximum data rate 2 Mbps. Viterbi algorithm is the powerful method for decoding convolutional codes. Several hardware architectures are used to implement Viterbi decoder. Serial or parallel schemes are used to implement ACS computation block. Also two main hardware architectures are used to implement Survivor memory unit of Viterbi decoder, Trace back (TB) method and Register Exchange (RE) method. The complexity of Viterbi decoding is an exponential function of the constraint length. WCDMA requires decoder with constraint length of 9 (256 states), which poses an implementation challenge.

In this thesis, Matlab simulation Model as well as hardware architecture of WCDMA Viterbi decoder was designed with specifications according to 3GPP standard, where the code rates are 1/2 and 1/3. The proposed decoder uses serial architecture combined with modified version of register exchange method for achieving small area. The hardware prototype is successfully implemented on Xilinx Virtex-5 family. The core occupies about 5% of total FPGA slices & 1% of block RAM resources. Furthermore, the achievable core throughput is 5 Mbps, which exceeds target speed. Also BER performance shows that at $E_b/N_0 = 10^{-3}$, the coding gain of approximately 4.8 dB is achieved for code rate = 1/2 and 5.1 dB for code rate = 1/3.

Summary

This dissertation focuses on the convolutional coding as one of channel coding schemes adopted in 3G-WCDMA Mobile systems. It demonstrates the design and implementation of channel Viterbi decoder on FPGA. The dissertation is divided into six chapters, in addition to table of contents, list of figures, tables and references.

Chapter one: It includes a brief history for the Mobile telecommunication three generations, and shows the concept of channel coding. Then an overview on WCDMA transceiver system is presented. This chapter finishes with thesis outline.

Chapter two: This chapter describes the encoder structure for convolutional codes. Also, the main decoding strategy, based on the Viterbi Algorithm, is illustrated. Finally, the hard-decision and soft decision Viterbi decoding types is presented.

Chapter three: This chapter discusses the main parts of the Viterbi decoder for practical hardware implementation. Different hardware architectures and topologies of the main blocks, Branch metric unit (BMU) & Add-Compare-Select unit (ACSU) & Surviving Memory unit (SMU), are demonstrated. Then, a survey on previous work of Viterbi decoder design for wireless applications is stated.

Chapter four: This chapter provides a brief overview on the architecture of Field Programmable Gate Arrays and specially the main features of Xilinx Virtex-5 FPGA. Finally, the digital design flow for Xilinx FPGA is explained.

Chapter Five: This chapter illustrates in detail the proposed architecture and implementation steps of WCDMA Viterbi decoder with the specifications that comply with 3GPP standard, where the code rates are 1/2 and 1/3. The proposed decoder uses serial architecture combined with modified version of register exchange method for achieving small area. The Viterbi decoder was implemented both in Software and Hardware. The Software implementation has been carried out using Matlab simulation tool. Then Hardware implementation was performed using VHDL, synthesis and simulations were carried out using Xilinx ISE and Modelsim tools targeting Virtex-5 FPGA device. Finally, the results of simulations, FPGA resource utilization, operating frequency, throughput decoding rate, BER performance evaluation and comparison the results with previous work are presented.

Chapter Six: This chapter consists of the conclusions and states the future work in this topic.

Contents

Contents.....	vii
List of Figures.....	iv
List of Tables.....	viii
List of Abbreviations	ix
List of Symbols	x
1 Introduction.....	1
1.1 Channel Coding Theory	1
1.2 Overview on Mobile Telecommunication Service	3
1.2.1 1G Systems	3
1.2.2 2G Systems	4
1.2.3 3G Systems	4
1.3 WCDMA Transceiver	4
1.3.1 WCDMA Transmitter	5
1.3.2 WCDMA Receiver.....	5
1.4 Thesis Overview.....	6
2 Convolutional Codes	7
2.1 Encoder Structure	7
2.2 Encoder Representations	8
2.2.1 Generator Representation	9
2.2.2 Tree Diagram Representation	9
2.2.3 State Diagram Representation	10
2.2.4 Trellis Diagram Representation	11
2.3 The Viterbi Algorithm	12
2.3.1 Hard Decision Viterbi Decoding	16
2.3.2 Soft Decision Viterbi Decoding	21
3 Viterbi Decoder Hardware Architectures	28
3.1 Architecture of the Viterbi Decoder	28

3.1.1	Branch Metric Unit	29
3.1.1.1	Hard Decoder BMU	29
3.1.1.2	Soft Decoder BMU	29
3.1.2	ADD-Compare-Select Unit.....	32
3.1.2.1	Metric Normalization Techniques.....	34
3.1.2.1.1	Variable Shift Metric Normalization.....	34
3.1.2.1.2	Modulo Metric Normalization	34
3.1.2.2	Recursive ACS Architectures	35
3.1.3	Survivor Memory Unit.....	37
3.1.3.1	VLSI Implementation of Register Exchange SMU	40
3.1.3.2	VLSI Implementation of Trace Back SMU	41
3.1.3.2.1	Two Pointer Trace Back Memory	43
3.1.3.2.2	Three Pointer Trace Back Memory	44
3.1.3.2.3	One Pointer Trace Back Memory	46
3.2	<i>Survey on Previous Work of Viterbi Decoder Design</i>	47
4	Overview on Virtex-5 FPGA Architecture	49
4.1	<i>Digital Design Technology</i>	49
4.2	<i>Field-Programmable Gate Arrays (FPGAs)</i>	50
4.3	<i>Xilinx FPGA Architecture</i>	51
4.4	<i>Viretx-5 Features</i>	53
4.4.1	Input/Output Blocks (IOB)	54
4.4.2	Configurable Logic Block (CLB).....	54
4.4.3	Block RAM	57
4.4.4	Digital Clock Manager (DCM)	58
4.4.5	DSP48E Slices	60
4.5	<i>FPGA Design Flow</i>	60
5	WCDMA Viterbi Decoder Implementation	62
5.1	<i>General Viterbi Decoder Architecture</i>	62
5.2	<i>WCDMA Convolutional Encoder</i>	63
5.3	<i>Proposed Viterbi Decoder</i>	64

5.3.1	Branch Metric Block (BMU).....	66
5.3.2	BM_Controller & BM_MUX.....	66
5.3.3	ACS Unit	67
5.3.4	Modified Register - Exchange SMU	69
5.3.5	Decision Stage Logic and Control Unit	72
5.4	<i>Implementation Steps</i>	73
5.4.1	Matlab Simulation	74
5.4.2	Hardware Implementation and Results	76
5.4.2.1	FPGA Resources & Timing Achievements	76
5.4.2.2	BER Performance	81
5.4.3	Comparison with Previous Work	82
6	Conclusion & Future Work.....	86
	References.....	87
	Appendix A: Matlab Code.....	90
	Appendix B: VHDL Code.....	97
B.1	<i>VHDL Code Hierarchy</i>	97
B.2	<i>VHDL Source Code</i>	97

List of Figures

Figure 1-1: Block diagram of digital communication system	2
Figure 1-2: WCDMA digital transmitter architecture	5
Figure 1-3: WCDMA digital receiver.....	6
Figure 2-1: Convolutional encoder where $x(i)$ is input information bit stream and $c(i)$ is output encoded bit stream.....	7
Figure 2-2: Convolutional encoder with $k=1$, $n=2$, $r=1/2$, $m=2$ and $K=3$	8
Figure 2-3: Tree diagram representation of encoder in Figure 2-2 for four input bit intervals.....	9
Figure 2-4: State diagram representation of encoder in Figure 2-2.....	10
Figure 2-5: The state transitions for input information sequence $\{1011\}$	11
Figure 2-6: Trellis diagram representation of encoder in Figure 2-2 for four input bit intervals.....	11
Figure 2-7: Convolutional encoding-decoding system.....	12
Figure 2-8: (a) Encoder for rate-1/3 convolutional codes, (b) Trellis diagram of this encoder.....	14
Figure 2-9: Part of trellis diagram for encoder in Figure 2.8a.....	15
Figure 2-10: Hard-decision Viterbi decoding.....	16
Figure 2-11: Binary symmetric channel model, where p is crossover probability ...	17
Figure 2-12(a-g): Hard-decision Viterbi decoding example.....	21
Figure 2-13: Soft-decision Viterbi decoding	22
Figure 2-14(a-g): Soft-decision Viterbi decoding example.....	27
Figure 3-1: Practical Viterbi decoder block diagram.....	28
Figure 3-2: Branch metric computation block for hard-decision VD.....	29

List of Figures

Figure 3-3: (a) Transfer characteristics of 8-level quantizer, (b) Channel transition probability diagram for 8- level quantizer	30
Figure 3-4: Quantization zones for 3-bit soft decision	30
Figure 3-5: Branch metric block for soft-decision rate $1/2$ VD.....	32
Figure 3-6: Butterfly structure for convolutional encoder with rate $1/n$	32
Figure 3-7: Add-Compare-Select (ACS) processing element	33
Figure 3-8: ACS architecture for variable-shift normalization.....	34
Figure 3-9: VLSI architecture for modulo normalized ACS	35
Figure 3-10 : Parallel ACS architecture.....	36
Figure 3-11: Parallel and serial butterfly ACS architecture for rate $1/2$ code & constraint length = 3	36
Figure 3-12: Register exchange decoding operation (connections follow example shown in Figure 2-12).....	38
Figure 3-13: Traceback decoding operation (connections follow example shown in Figure 2-12)	39
Figure 3-14: Path merging when traceback L steps.....	39
Figure 3-15: Register-exchange SMU hardware architecture	40
Figure 3-16: Trace back method.....	41
Figure 3-17: Two pointer traceback memory structure ($D = L$)	43
Figure 3-18: Traceback operation cycle in two-pointer memory structure	44
Figure 3-19: (a) Three pointer traceback memory structure ($D = 0.5 L$), (b) Traceback operation cycle in 3-pointer memory structure	45
Figure 3-20: (a) Single pointer traceback memory structure ($D = 0.5L$), (b) Traceback operation cycle in single-pointer memory.....	46
Figure 4-1: Digital logic technologies	49

List of Figures

Figure 4-2: Digital logic technology tradeoffs	50
Figure 4-3: General FPGA architecture.....	50
Figure 4-4: Simplified configurable logic block.....	52
Figure 4-5: Xilinx programmable interconnect	52
Figure 4-6: Simplified input/output block	53
Figure 4-7: Diagram of SLICEM.....	56
Figure 4-8: Dual-Port block RAM data flow	57
Figure 4-9: DCM primitive.....	59
Figure 4-10: FPGA design flow.....	61
Figure 5-1: Block diagram of general Viterbi decoder.....	62
Figure 5-2: Rate 1/2 and rate 1/3 convolutional coders.....	64
Figure 5-3: Proposed Viterbi decoder.....	65
Figure 5-4: 3-bit soft decision branch metric unit for rates 1/2, 1/3	66
Figure 5-5: (a) Trellis structure of the rate 1/2 or 1/3 Viterbi decoder, (b) 8-bit modulo normalization ACS	68
Figure 5-6: Interface between ACS PEs and dual-port RAMs.....	69
Figure 5-7: Direct register-exchange structure for SMU	70
Figure 5-8: SMU structure with modified RE	70
Figure 5-9: Detailed block diagram of the modified RE - SMU	71
Figure 5-10: 64-bit shift register mapping to slice LUT.....	72
Figure 5-11: Implementation flow	73
Figure 5-12: Flow chart of Matlab code	75
Figure 5-13: Testing process of VD core.....	76
Figure 5-14: Behavioral simulation snapshots for rates 1/2 & 1/3 test vectors.....	78

List of Figures

Figure 5-15: Timing simulation snapshots of the routed core for rates 1/2 & 1/3 test vectors.....	79
Figure 5-16: Snapshots of chipscope results for rates 1/2 & 1/3 test vectors.....	80
Figure 5-17(a-c): BER versus E_b/N_0 for coding rates 1/2 & 1/3	81
Figure 5-18: BER performance of VD core with and without the voter logic.....	84
Figure 5-19: Comparison between Xilinx core and proposed core at coding rate = 1/2	85

List of Tables

Table 2-1 : Conventional Bit Metric values.....	17
Table 2-2 : Alternative Bit Metric values	18
Table 2-3: Metric values for hard-decision Viterbi decoding example	19
Table 2-4: Metric values for soft-decoding Viterbi decoding example	24
Table 4-1: Dual-block RAM port names and descriptions	57
Table 4-2: Port data and address widths for RAMB36.....	58
Table 4-3: DCM port names and descriptions	59
Table 5-1: Proposed Viterbi decoder specifications	64
Table 5-2: Comparison between direct-RE and modified-RE FPGA resources at survivor length = 64	72
Table 5-3: FPGA resource utilization	77
Table 5-4: Synthesis results of the VD blocks on Virtex-2 platform	83
Table 5-5: Comparison of implementation results with results in [21]	83
Table 5-6: Comparison between Xilinx core and proposed core.....	85

List of Abbreviations

ADC	Analog to Digital Converter
AWGN	Additive White Gaussian Noise
ACSU	Add Compare Select Unit
ASIC	Application Specific Integrated Circuit
BER	Bit Error Rate
BPSK	Binary Phase Shift Keying
BMU	Branch Metric Unit
CRC	Cyclic Redundancy Check
DSP	Digital Signal Processor
DAC	Digital to Analog Converter
DB	Decision Bit
FEC	Forward Error Correction
FPGA	Field Programmable Gate Array
GSM	Global System for Mobile Communication
OVFS	Orthogonal Variable Factor Spreading
PM	Path Metric
PE	Processing Element
RE	Register-Exchange
SNR	Signal to Noise Ratio
SMU	Survivor Memory Unit
TB	Trace Back
UMTS	Universal Mobile Telecommunication System
VD	Viterbi Decoder
VLSI	Very Large Scale Integrated circuits
VHDL	VLSI Hardware Description Language
WCDMA	Wideband Code Division Multiple Access
1G	First Generation
2G	Second Generation
3G	Third Generation
3GPP	Third Generation Partnership Project