



Ain Shams University
Faculty of Engineering
Electronics and Communications Department

Power Estimation Using Emulation

A thesis
submitted in partial fulfillment of the requirements of the degree of
Master of Science in Electrical Engineering

Submitted by

Ahmed Khalil Ibrahim Abdel Haleem

B.Sc. of Electrical Engineering
Electronics and Communications Department
Faculty of Engineering, Ain Shams University, 2009

Supervised By

Prof. Dr. Mohamed Amin Dessouky

Dr. Magdy Ali Ali El-Moursy

Cairo, 2017



Ain Shams University
Faculty of Engineering

Name: Ahmed Khalil Ibrahim Abdel Haleem

Thesis Title: Power Estimation Using Emulation

Degree: Master of Science in Electrical Engineering

Department: Electronics and Communications Engineering

Examiners Committee

Name and Affiliation

Signature

Prof. Dr. Hossam Aly Hassan Fahmy

Prof. at Electronics and Communications Engineering
Dept., Faculty of Engineering, Cairo University.

.....

Prof. Dr. Ashraf Mohamed El-Farghali Salem

Prof. and Chairman of Computer and Systems
Engineering Dept., Faculty of Engineering,
Ain shams University.

.....

Prof. Dr. Mohamed Amin Dessouky

Prof. at Electronics and Communications Engineering
Dept., Faculty of Engineering, Ain shams University.

.....

Date: 9 July 2017

Statement

This thesis is submitted as a partial fulfillment of Master of Science in Electrical Engineering, Faculty of Engineering, Ain shams University.

The author carried out the work included in this thesis, and no part of it has been submitted for a degree or a qualification at any other scientific entity.

Student name

Ahmed Khalil Ibrahim Abdel Haleem

Signature

Date:

9 July 2017

Researcher Data

Name : Ahmed Khalil Ibrahim Abdel Haleem
Date of birth : 2nd January 1988
Place of birth : Cairo, Egypt
Last academic degree : B.Sc. of Electrical Engineering
Field of specialization : Electronics and Communications Department
University issued the degree : Ain Shams University
Date of issued degree : June 2009
Current job : Software Development Engineer

Power Estimation Using Emulation

Ahmed Khalil Ibrahim Abdel Haleem

Masters of Science Dissertation
Electronics and communications Department
Faculty of Engineering – Ain Shams University

Abstract

System level power estimation became an essential aspect in order to address today's increasing electronic design challenges such as high performance and low power consumption at minimum costs. Contemporary advanced software applications such as multimedia, radio, GPS and other mobile applications impose a strict power consumption scheme. Therefore, in order to meet real-time performance constraints at high quality of services, functional, timing and power architectural behavior of underlying hardware should be analyzed. Virtual Platforms (VPs) are leading the Electronic System Level (ESL) design methodology mutation for architecture exploration, performance analysis and early software development. Virtual platforms can emulate actual hardware behavior at very early design stages using high-abstraction software models. They are increasingly adopted in industry to simulate today's complex Multi-Processor System-on-Chip (MPSoC) designs. Moreover, they can be used by software engineers to analyze their software effect on hardware design power consumption. In this thesis, a fast, yet accurate, multi-core virtual platform is developed and validated through which system-level power consumption can be estimated. The developed VP is modeled in accordance with Transaction Level Modeling (TLM) methodology.

Furthermore, the proposed TLM VP supports an Instruction Set Simulator (ISS) that efficiently utilizes underlying multi-core host processor to run multi-thread applications at high speed. The ISS model is based on Dynamic binary Translation (DBT) technology. A unique SystemC synchronization approach among emulated target cores is adopted. In addition, instruction-based computational power estimation methodology is demonstrated. Overall peripherals power estimation techniques based on computation, communication, state, clock tree and static power evaluation are also introduced.

Using EEMBC CoreMark, Dhrystone and Whetstone benchmarks, an average percentage error of 10% in power consumption estimation at TLM level is obtained versus corresponding measured real HW board power consumption. Using SPLASH-2 and EEMBC CoreMark benchmarks, the presented TLM VP, emulating the NXP Sabre-Lite IMX6Q Quad-Core Cortex-A9 board, achieves on average 3.9X performance speedup over corresponding baseline QEMU machine that is equivalent to 15% of the real HW board speed.

Key words: Power Estimation, Virtual Platform, Multi-core, TLM, ISS, Power evaluation, MPSoC.

Acknowledgment

In this thesis, I worked under the supervision of Prof. Dr. Mohamed Dessouky and Dr. Magdy El-Moursy and I would like to thank them for their ever-encouraging guidelines and inspirational ideas.

Also, I would like to thank Dr. Mona Safar, Amira Omar and modeling team for their assistance in platform development and verification part. In addition, many thanks to Amr Baher for his help in the logistics part.

Eventually, I would like to thank my parents, wife and friends for their support during the last 6 years.

Table of Contents

Statement	V
Researcher Data	VII
Abstract.....	IX
Acknowledgment.....	XI
List of Figures.....	XVII
List of Tables	XIX
List of Abbreviations	XX
1. Introduction.....	1
1.1. Research Scope	1
1.2. Research Objectives.....	2
1.3. Research Motivation	2
1.4. Thesis Contributions	3
1.4.1. Full-System Power Estimation Using TLM Virtual Platform	3
1.4.2. High Speed simulation Using TLM Virtual Platform.....	3
1.5. Thesis Outline	4
2. Background	5
2.1. Introduction.....	5
2.2. Power Estimation Importance.....	5
2.3. High Level Power Estimation.....	6
2.4. SystemC Modeling.....	9
2.4.1. SystemC Benefits over C++	9
2.4.2. SystemC Simulation Kernel.....	11
2.5. Transaction Level Modeling.....	13
2.5.1. The Generic Payload.....	14
2.5.2. Interfaces and Sockets.....	14

2.5.3. Timing Account	15
2.6. Virtual Platforms.....	17
2.7. Related Work	19
2.7.1. Full-System Power Estimation	19
2.7.2. High-Speed Simulation	21
2.8. Conclusions.....	22
3. ISS Modeling Methodology	23
3.1. Introduction.....	23
3.2. ISS Core Functional Modeling	27
3.2.1. Multi-core ISS on Multi-core Host	29
3.2.2. ISS Multi-thread Synchronization	32
3.3. Other ISS Components Functional Modeling.....	33
3.3.1. Level 2 Cache Controller	33
3.3.2. Generic Interrupt Controller	34
3.3.3. Snoop Controller, Timers and L1 Caches.....	35
3.4. ISS Core Timing and Power Modeling.....	36
3.5. ISS Power Model Calculation.....	37
3.6. Conclusions.....	40
4. TLM Virtual Platform Modeling Aspects	41
4.1. Introduction.....	41
4.2. Peripherals Modeling Methodology	43
4.2.1. Functional Modeling.....	43
4.2.2. Timing Modeling	54
4.2.3. Power Modeling.....	56
4.3. Models Assembly.....	60
4.4. Conclusions.....	63
5. Experimental Results.....	64
5.1. Introduction.....	64

5.2. Functional Results.....	64
5.2.1. QEMU Comparison	64
5.2.2. Hardware Board Comparison	67
5.2.3. Virtual Platform Verification	69
5.3. Power Estimation Results	71
5.4. Conclusions.....	77
6. Conclusions and Future Work.....	78
6.1. Conclusions.....	78
6.2. Future Work	79
References	80
Appendix A: Prolog Program Code	88
Appendix B: FIFO Modeling Code	90
Publication	94