



AIN SHAMS UNIVERSITY

FACULTY OF ENGINEERING

Electronics and Electrical Communication Engineering

Static Worst Case Execution Time Analysis for Pipelined Processor Architectures

A Thesis submitted in partial fulfilment of the requirements of the degree of

Doctor of Philosophy in Electrical Engineering

Electronics and Electrical Communication Engineering

by

Marwa Abdel-razik Mostafa Elmenyawi

Master of Science in Electrical Engineering

Benha Faculty of Engineering, Benha University

Supervised By

Prof. Dr. Adel Ezat Elhenawy

Prof. Dr. Ismail Mohamed Hafez

Dr. Cherif Ramzi Salama

Dr. Mostafa Elsayed Ahmed Ibrahim

Cairo - (2017)

Statement

This thesis is submitted as a partial fulfilment of Doctor of Philosophy in Electrical Engineering, Faculty of Engineering, Ain shams University.

The author carried out the work included in this thesis, and no part of it has been submitted for a degree or a qualification at any other scientific entity.

Marwa Abdel-razik Mostafa Elmenyaw

Signature

.....

Date:

ABSTRACT

Worst Case Execution Time (WCET) estimation is substantial for scheduling analysis of real-time systems. Performing static WCET estimation requires performing program analysis as well as modeling the impact of complex micro-architectural features of modern processors such as; pipelining, instruction/data caching, dynamic branch prediction, out-of-order execution, speculative execution, and fine-grained chip multi-threading. The results of program analysis and of modeling can then be combined to obtain linear constraints which in turn can be solved by an Integer Linear Programming (ILP) solver. Automatically generating the integer linear equations that are used as input for the solvers remains a challenging task.

This thesis proposes a Domain Specific Language (DSL) called Constraint Generation Language (CGL) that can be used to describe the general constraints in a concise manner. The thesis also illustrates how CGL can be extended to automate the constraints generation from a program's branch flow graph and control flow graph. CGL's flexibility is demonstrated by using it with different ILP solvers.

Estimating the number of mispredictions is critically important for estimating the WCET for real-time systems. This thesis generalizes and improves over previous attempts to provide a safe and tight misprediction count estimate for various kinds of dynamic branch predictors. Finally, the thesis proposes an automatic method for calculating tight upper bounds on the number of loop iterations.

SUMMARY

A real-time system is a computer-based system in which the timing of the computed result and the actual value are of the same importance. One of the most common reasons for unexpected failures of the system is timing behavior. Worst Case Execution Time (WCET) estimation is substantial for scheduling analysis of real-time systems. Performing static WCET estimation requires performing program analysis as well as modeling the impact of complex micro-architectural features of modern processors such as; pipelining, instruction/data caching, dynamic branch prediction, out-of-order execution, speculative execution, and fine-grained chip multi-threading. The thesis proposes a set of tools and techniques to perform static WCET analysis for pipeline processor architectures.

This thesis is structured as follows:

Chapter 1 gives a general overview about the real-time systems and its types. The chapter discusses the need of the timing analysis for real-time systems. Finally, the motivation and the contributions of the thesis are described in this chapter.

Chapter 2 gives an overview of the WCET estimation techniques, features, and tools. Moreover, the previous works on WCET are reviewed in this chapter.

Chapter 3 overviews the necessary background on DSLs.

Chapter 4 proposes a domain specific language (DSL) called Constraint Generation Language (CGL) that can be used to describe the general constraints in a concise manner. In addition to the proposed language implementation, the syntax and semantics of CGL are formally given.

Chapter 5 presents the CGL's extension to automatically generate the linear constraints of WCET estimate for branch predictors. These linear constraints result from combining the program analysis with the impact model of complex micro-architectural features of modern processors; branch prediction. An ILP solver is used to solve these linear constraints to calculate the WCET estimate. CGL can be used with different ILP solvers as discussed in this chapter.

Chapter 6 introduces a novel approach that generalizes and improves over previous attempts to provide a safe and tight misprediction count estimate for dynamic branch predictors. The introduced approach gives closed formulas to compute mispredictions in

nested loops applicable to all variations of two-level adaptive branch predictors in addition to the gshare and gselect predictors. The given formulas are general enough to accommodate predictors with any counter size.

Chapter 7 presents an automatic method for calculating tight upper bound on the number of iterations for numerous loop structures including simple loops and nested ones whether they encapsulate conditions or not. A tight upper bound on the number of loop iterations contributes to obtain a safe and tight WCET estimate. The method is formalized by providing semantic rules for each supported loop structure.

Chapter 8 concludes the thesis commenting on the potential impact of the obtained results. In addition to a summary of the presented contributions, a discussion of future directions of research is presented.

ACKNOWLEDGEMENTS

As the author of this thesis, I am keenly aware that it represents the fruition of not only my own work, but also the support which other individuals and organizations have lent me over the years, and for which I am profoundly grateful.

I would like to thank my advisors, Prof. Dr. Ismail Mohamed Hafez, Dr. Cherif Ramzi Salama, and Dr. Mostafa Elsayed Ahmed for their support, advice, guidance, and good wishes. They have had a profound influence not only as my PHD. advisors, but also on my life. Their availability at all times, dedication towards work and family, professional integrity, and pursuit of perfection helped me becoming a better individual. I am grateful to them for the freedom and flexibility they gave me during the hard PHD. years.

I would like to express the greatest of gratitude to my parents as well as my brother and my sisters.

Marwa Abdel-razik Mostafa

CONTENTS

Abstract	i
Summary	iii
Acknowledgements	v
Contents	vii
List of Figures	xi
List of Tables	xiii
List of Abbreviations	xv
1 Introduction	1
1.1 Real-Time Embedded Systems	1
1.1.1 Hard Real-Time Systems	1
1.1.2 Soft Real-Time Systems	2
1.2 The Need for Timing Analysis	2
1.3 Motivation	2
1.4 Contributions	5
2 WCET Background and Related Work	7
2.1 WCET Analysis	7
2.2 Software Behavior	7
2.3 Hardware Timing	8
2.3.1 Memory Access Times	9
2.3.2 Pipeline	9
2.3.3 Timing Anomalies	9
2.3.4 Caching Effects	10
2.3.5 Branch Prediction	10
2.4 WCET Estimation Techniques	11
2.4.1 Measurement Technique	12

2.4.2	Static Analysis Technique	14
2.4.3	Hybrid approach	20
2.5	WCET Analyzer Features	20
2.6	Static WCET Tools	21
2.6.1	aiT Tool	21
2.6.2	Chronos Tool	21
2.6.3	SWEET Tool	22
2.6.4	Heptane Tool	22
2.6.5	Bound-T Tool	22
3	DSL Background	25
3.1	Domain Specific Language	25
3.2	DSL Classification	26
3.2.1	Internal and External DSLs	26
3.2.2	Graphical and Textual DSLs	27
3.3	Development Process	28
3.3.1	Decision	28
3.3.2	Analysis	28
3.3.3	Design	29
3.3.4	Implementation	30
3.3.5	Deployment	30
4	A Constraint Generation Language	33
4.1	CGL Design	33
4.2	CGL Syntax	34
4.3	CGL Semantics	35
4.4	Implementations and Results	37
5	Extending CGL for WCET	41
5.1	Proposed Methodology	41
5.2	Motivating Example	49
5.3	Implementation and Results	53
6	Branch Predictors Analysis	59
6.1	Methodology	59
6.1.1	Branch Address Based Category	60
6.1.2	Branch Pattern Based Category	68
6.2	Results	71

7	Loop Bounds Analysis	75
7.1	Methodology	75
7.1.1	Simple Loop	75
7.1.2	Nested Loop	80
7.2	Results	86
8	Conclusion	91
	Bibliography	93
	Arabic Abstract	101
	Arabic Summary	103
	Arabic Acknowledgements	105

LIST OF FIGURES

1.1	Execution Time Estimates	3
2.1	Different calculation methods adopted from [15]	18
4.1	Stages to Generate ILP constraints from a CGL Model	33
4.2	CGL Grammar	34
4.3	CGL Semantics	36
5.1	System Phases to calculate WCET	41
5.2	QSOpt Grammar	44
5.3	LPSolve Grammar	44
5.4	CGL Grammar	46
5.5	Control Flow Graph Example	50
5.6	Branch Flow Graph Example	51
5.7	Branch Misprediction Count of GAg Scheme	56
5.8	WCET Values of GAg Scheme	56
6.1	The State diagram for 3-bits counter.	60
6.2	The maximum number of branch mispredictions for two bits counter.	72
6.3	The maximum number of branch mispredictions for four bits counter.	73